{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:26:35Z","timestamp":1725726395321},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857171","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T17:20:29Z","timestamp":1487265629000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["FPGA implementation of optimized XBM specifications by transformation for AFSMs"],"prefix":"10.1109","author":[{"given":"Kledermon","family":"Garcia","sequence":"first","affiliation":[]},{"given":"Duarte L.","family":"Oliveira","sequence":"additional","affiliation":[]},{"given":"Roberto","family":"d'Amore","sequence":"additional","affiliation":[]},{"given":"Lester A.","family":"Faria","sequence":"additional","affiliation":[]},{"given":"Joao L. V.","family":"Oliveira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TVLSI.2008.2005285"},{"year":"1987","author":"chu","journal-title":"Synthesis of Self-Timed VLSI Circuits from Graph-Theory Specifications","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/513918.514023"},{"year":"1993","author":"nowick","journal-title":"Automatic synthesis of burst-mode asynchronous controllers","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/43.743711"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/92.736138"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ASYNC.1999.761523"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1049\/ip-cdt:20050210"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ICCD.2007.4601950"},{"year":"2015","author":"garcia","journal-title":"Behavioral synthesis of Optimized Asynchronous Circuits","key":"ref19"},{"year":"2004","author":"myers","journal-title":"Asynchronous Circuit Design","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCAD.2009.2021008"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ICECS.2009.5411011"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JPROC.2006.875789"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/SPL.2014.7002215"},{"key":"ref7","first-page":"78","article-title":"A Tool Set for the Design of Asynchronous Circuits with bundled-data Implementation","author":"minoru","year":"0"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/SENSORCOMM.2008.39"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TIE.2007.898279"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/63526.63532"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/LASCAS.2014.6820270"},{"year":"0","journal-title":"Internet-2016","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1007\/3-540-60590-8_29"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2016,11,30]]},"location":"Cancun, Mexico","end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857171.pdf?arnumber=7857171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T21:41:34Z","timestamp":1506980494000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857171\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857171","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}