{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:18:45Z","timestamp":1725621525557},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857177","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T22:20:29Z","timestamp":1487283629000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Hybrid energy-aware reconfiguration management on Xilinx Zynq SoCs"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Becher","sequence":"first","affiliation":[]},{"given":"Jutta","family":"Pirkl","sequence":"additional","affiliation":[]},{"given":"Achim","family":"Herrmann","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Wildermann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Partial Reconfiguration of a Hardware Accelerator with Vi-vado Design Suite for Zynq-7000 AP SoC Processor","author":"kohn","year":"2015","journal-title":"Xilinx Application Note XAPP197"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540985"},{"journal-title":"Avnet","article-title":"Zedboard org","year":"0","key":"ref12"},{"year":"0","key":"ref13","article-title":"rc-openlib"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_87"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927503"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435771"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2314390"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.118"},{"journal-title":"Xilinx","article-title":"Vivado Design Suite User Guide: Partial Reconfiguration (UG909)","year":"2015","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.63"},{"journal-title":"Xilinx","article-title":"7 Series FPGAs Configuration User Guide (UG470)","year":"2015","key":"ref9"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2016,11,30]]},"location":"Cancun, Mexico","end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857177.pdf?arnumber=7857177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T01:41:59Z","timestamp":1506994919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857177","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}