{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:49:52Z","timestamp":1725461392486},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857178","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T17:20:29Z","timestamp":1487265629000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Optimal processor interface for CGRA-based accelerators implemented on FPGAs"],"prefix":"10.1109","author":[{"given":"Lukas Johannes","family":"Jung","sequence":"first","affiliation":[]},{"given":"Christian","family":"Hochberger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.72"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393310"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314440"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1122"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086711"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-005-0290-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095806"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.183"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2014.7115634"},{"key":"ref9","first-page":"255","author":"mei","year":"2007","journal-title":"ADRES & DRESC Architecture and Compiler for Coarse-GrainReconfigurable Processors"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/601986"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2016,11,30]]},"location":"Cancun, Mexico","end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857178.pdf?arnumber=7857178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T17:58:44Z","timestamp":1488391124000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857178","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}