{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:50:28Z","timestamp":1729673428134,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279768","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:32:24Z","timestamp":1517869944000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["A reconfigurable memory architecture for system integration of coarse-grained reconfigurable arrays"],"prefix":"10.1109","author":[{"given":"Ericles","family":"Sousa","sequence":"first","affiliation":[]},{"given":"Alexandru","family":"Tanase","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.98"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927471"},{"key":"ref12","first-page":"110","author":"dong","year":"2007","journal-title":"Optimized Generation of Memory Structure in Compiling Window Operations onto Reconfigurable Hardware"},{"key":"ref13","first-page":"76","article-title":"Automatic sliding window operation optimization for FPGA-based computing boards","author":"yu","year":"2006","journal-title":"Proc of the IEEE Symposium on Field-Programmable Custom Computing Machines"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011196613858"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997199"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_30"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2584660"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1008"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"2:1","DOI":"10.1145\/2390191.2390193","article-title":"Hierarchical power management for adaptive tightly-coupled processor arrays","volume":"18","author":"lari","year":"2013","journal-title":"ACM Trans on Design Automation of Electronic Systems (TODAES)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482770"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043240"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2595560"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77560-7_6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2008.4547733"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.11.003"},{"key":"ref2","first-page":"21","article-title":"An analysis of power consumption in a smartphone","author":"carroll","year":"2010","journal-title":"Proc of the USENIX Annual Technical Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568522"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007935215591"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2006.010170"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PARELEC.2006.43"},{"journal-title":"Code generation for tightly coupled processor arrays","year":"2015","author":"boppu","key":"ref24"},{"key":"ref23","first-page":"31","article-title":"A dynamically reconfigurable weakly programmable processor array architecture template","author":"kissler","year":"2006","journal-title":"Int Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12532"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PCEE.2004.28"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279768.pdf?arnumber=8279768","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T14:28:52Z","timestamp":1603808932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279768\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279768","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}