{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T05:04:39Z","timestamp":1749531879173,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279769","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:32:24Z","timestamp":1517851944000},"page":"1-8","source":"Crossref","is-referenced-by-count":18,"title":["A scalable ECC processor implementation for high-speed and lightweight with side-channel countermeasures"],"prefix":"10.1109","author":[{"given":"Ahmad","family":"Salman","sequence":"first","affiliation":[]},{"given":"Ahmed","family":"Ferozpuri","sequence":"additional","affiliation":[]},{"given":"Ekawat","family":"Homsirikamol","sequence":"additional","affiliation":[]},{"given":"Panasayya","family":"Yalla","sequence":"additional","affiliation":[]},{"given":"Jens-Peter","family":"Kaps","sequence":"additional","affiliation":[]},{"given":"Kris","family":"Gaj","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868630"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.70"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2700834"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31301-6_9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-012-0042-2"},{"key":"ref16","article-title":"Hardware implementation of an elliptic curve processor over GF(p)","author":"\u00f6rs","year":"0","journal-title":"Proc Int Conf on Application-specific Syst Architectures and Processors (ASAP)"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1007\/3-540-48059-5_10","article-title":"A scalable architecture for montgomery multiplication","volume":"1717","author":"tenca","year":"1999","journal-title":"Workshop on Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.247"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.86"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540977"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-57p1r2007"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.61"},{"key":"ref3","first-page":"186","article-title":"Digital Signature Standard (DSS)","year":"2013","journal-title":"National Institute of Standards and Technology (NIST) FIPS Publication"},{"key":"ref6","first-page":"104","article-title":"Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems","volume":"1109","author":"kocher","year":"1996","journal-title":"Advances in Cryptology-proceedings of Crypto 96"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref8","first-page":"189","author":"meloni","year":"2007","journal-title":"New Point Addition Formulae for ECC Applications"},{"key":"ref7","first-page":"94","article-title":"Resistance against differential power analysis for elliptic curve cryptosystems","volume":"1717","author":"coron","year":"1999","journal-title":"Workshop on Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39799-X_31"},{"key":"ref9","first-page":"65","article-title":"Co-z addition formulæ and binary ladders on elliptic curves","volume":"6225","author":"goundar","year":"2010","journal-title":"Workshop on Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1987-0866109-5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_41"},{"key":"ref22","first-page":"62","article-title":"Ultra high performance ecc over nist primes on commercial fpgas","volume":"5154","author":"g\u00fcneysu","year":"2008","journal-title":"Workshop on Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1202","DOI":"10.1109\/TCSI.2008.2008507","article-title":"An RNS implementation of an GF(p) elliptic curve point multiplier","volume":"56","author":"schinianakis","year":"2009","journal-title":"IEEE Trans Circuits Syst I Regular Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2008.06.009"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019415"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416757"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-012-0042-2"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279769.pdf?arnumber=8279769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T05:09:08Z","timestamp":1570684148000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279769","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}