{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:28:43Z","timestamp":1729621723452,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279778","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:32:24Z","timestamp":1517869944000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Autotuning high-level synthesis for FPGAs using OpenTuner and LegUp"],"prefix":"10.1109","author":[{"given":"Pedro","family":"Bruel","sequence":"first","affiliation":[]},{"given":"Alfredo","family":"Goldman","sequence":"additional","affiliation":[]},{"given":"Sai Rahul","family":"Chalamalasetti","sequence":"additional","affiliation":[]},{"given":"Dejan","family":"Milojicic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Instructions for Reproducing the Environment","year":"0","key":"ref32"},{"journal-title":"Autotuner source code and Data","year":"0","key":"ref31"},{"journal-title":"LegUp Documentation","year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628092"},{"journal-title":"Altera Quartus Prime","year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541637"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0065-2458(08)60520-3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263662"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.7"},{"key":"ref16","volume":"44","author":"ansel","year":"2009","journal-title":"PetaBricks A Language and Compiler for Algorithmic Choice"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1613\/jair.2861","article-title":"Paramils: an automatic algorithm configuration framework","volume":"36","author":"hutter","year":"2009","journal-title":"Journal of Artificial Intelligence Research"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"ref19","article-title":"Gaut a free and open source high-level synthesis tool","author":"coussy","year":"2010","journal-title":"IEEE DATE"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.155"},{"key":"ref4","article-title":"Implementing FPGA design with the OpenCL standard","author":"singh","year":"2011","journal-title":"Altera Whitepaper"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.54"},{"journal-title":"Amazon AWS FPGA F1 Cloud Instance","year":"0","key":"ref3"},{"journal-title":"Legup Open-source high-level synthesis research framework","year":"2015","author":"canis","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145712"},{"key":"ref5","article-title":"Vivado design suite","volume":"5","author":"feist","year":"2012","journal-title":"White Paper"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"journal-title":"Baidu FPGA Cloud Server","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.17"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2002.1026994"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2007.371754"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021747"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2629547"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279778.pdf?arnumber=8279778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T09:09:03Z","timestamp":1570698543000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279778","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}