{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T14:56:58Z","timestamp":1776783418581,"version":"3.51.2"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279779","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:32:24Z","timestamp":1517869944000},"page":"1-8","source":"Crossref","is-referenced-by-count":16,"title":["A Dynamically Reconfigurable Automata Processor Overlay"],"prefix":"10.1109","author":[{"given":"Rasha","family":"Karakchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lothrop O.","family":"Richards","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason D.","family":"Bakos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSC.2015.7050812"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2015.7363776"},{"key":"ref12","article-title":"Nondeterministic Finite Automata in Hardware - the Case of the Levenshtein Automaton","author":"tracy","year":"2015","journal-title":"5th International Workshop on Architectures and Systems for Big Data (ASBD) in conjunction with the 42nd International Symposium on Computer Architecture (ISCA"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.51"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872393"},{"key":"ref15","first-page":"213","article-title":"VPR: a new packing, placement and routing tool for FPGA research","author":"betz","year":"0","journal-title":"Proc 1997 International Workshop on Field Programmable Logic and Applications"},{"key":"ref16","article-title":"Automata-to-Routing: An Open-Source Toolchain for Design-Space Exploration of Spatial Automata Processing Architectures","author":"jack","year":"2017","journal-title":"25th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2017)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581271"},{"key":"ref18","article-title":"VASim: An open virtual automata simulator for automata processing application and architecture research","author":"wadden","year":"2016","journal-title":"Technical Report CS2016–03 University of Virginia"},{"key":"ref19","article-title":"Fast Support for Unstructured Data Processing: the Unified Automata Processor","author":"yuanwei","year":"2015","journal-title":"Proc MICRO-48"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477948"},{"key":"ref3","article-title":"Fast Regular Expression Matching using FPGAs","author":"sidhu","year":"2001","journal-title":"IEEE Symposium on Field-Programmable Custom Computing Machines"},{"key":"ref6","article-title":"Efficient regular expression evaluation: theory to practice","author":"michela","year":"2008","journal-title":"Proceedings of the 4th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems ACM"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.129"},{"key":"ref8","first-page":"1430","article-title":"Picking pesky parameters: Optimizing regular expression matching in practice","volume":"27 5","author":"xinming","year":"2016","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"ref7","author":"michela","year":"2009","journal-title":"Data structures algorithms and architectures for efficient regular expression evaluation Washington University St"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185360"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.101"},{"key":"ref20","article-title":"Demistifying Automata Processing: GPUs, FPGAs or Micron's AP","author":"nourian","year":"2017","journal-title":"Proceedings of ACM International Conference on Sup"},{"key":"ref21","first-page":"11","article-title":"An overview of micron's automata processor","author":"ke","year":"2017","journal-title":"Proc Eleventh IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis ACM 2016 ercomputing"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Cancun","start":{"date-parts":[[2017,12,4]]},"end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279779.pdf?arnumber=8279779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T21:51:40Z","timestamp":1520891500000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279779","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}