{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:24:15Z","timestamp":1725449055421},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279783","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:32:24Z","timestamp":1517869944000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Continuous live-tracing as debugging approach on FPGAs"],"prefix":"10.1109","author":[{"given":"Christopher","family":"Blochwitz","sequence":"first","affiliation":[]},{"given":"Raphael","family":"Klink","sequence":"additional","affiliation":[]},{"given":"Jan Moritz","family":"Joseph","sequence":"additional","affiliation":[]},{"given":"Thilo","family":"Pionteck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/SMACD.2015.7301702"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/IPDPSW.2016.95"},{"key":"ref12","first-page":"155","article-title":"Au-tomatic debug circuit for FPGA rapid prototyping","author":"panjkov","year":"2015","journal-title":"SISY 2015"},{"key":"ref13","first-page":"1","article-title":"FPGA debugging by a device start and stop approach","author":"ul","year":"2016","journal-title":"2016 International Conference on ReCon-Figurable Computing and FPGAs (ReConFig)"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/FPL.2015.7294023"},{"year":"2017","author":"billauer","journal-title":"Xillybus","key":"ref15"},{"year":"2004","key":"ref4"},{"year":"2017","journal-title":"Vivado Design Suite User Guide Programming and Debugging","key":"ref3"},{"year":"2016","author":"goeders","journal-title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits - IEEE Xplore Document","key":"ref6"},{"year":"2015","journal-title":"Quartus II handbook volume 3 Verification","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2013.2255071"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/FPT.2016.7929514"},{"year":"2016","journal-title":"Integrated Logic Analyzer v6 2 LogiCORE IP Product Guide","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2145694.2145720"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/FPT.2015.7393127"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279783.pdf?arnumber=8279783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T21:51:34Z","timestamp":1520891494000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279783","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}