{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T15:29:47Z","timestamp":1757777387665,"version":"3.28.0"},"reference-count":53,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279793","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:32:24Z","timestamp":1517851944000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Fault tolerance in neural networks: Neural design and hardware implementation"],"prefix":"10.1109","author":[{"given":"Cesar","family":"Torres-Huitzil","sequence":"first","affiliation":[]},{"given":"Bernard","family":"Girau","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/PRFTS.1997.640150"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1997.616152"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/72.248456"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1990.137773"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2648978"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/2.585157"},{"key":"ref37","article-title":"A modified learning algorithm for improving the fault tolerance of bp networks","volume":"1","author":"wei","year":"1996","journal-title":"1996 IEEE Int Conf Neural Networks"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(96)00089-5"},{"key":"ref35","first-page":"360","article-title":"Training techniques to obtain fault-tolerant neural networks","author":"chin","year":"1994","journal-title":"FTCS-24 1994"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1993.298655"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1990.137651"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2000.1663"},{"article-title":"Fault tolerance in neural networks","year":"1994","author":"mehrotra","key":"ref29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2310593"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s00170-013-5070-2"},{"key":"ref22","first-page":"55","author":"dubrova","year":"2013","journal-title":"Hardware Redundancy"},{"key":"ref21","first-page":"35","author":"stanisavljevic","year":"2011","journal-title":"Fault-Tolerant Architectures and Approaches"},{"journal-title":"When Neurons Fail - Technical Report","year":"2016","author":"elmhamdi","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/72.363479"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/72.238315"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/72.105414"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2004.831198"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/12.660173"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2585675"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2656106.2656126"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MIE.2012.2207815"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003166"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(98)00094-X"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2199513"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1991.170591"},{"key":"ref14","article-title":"Fault representativeness","author":"gil","year":"2002","journal-title":"ETIE2 report from the dependability benchmarking project Tech Rep IST-200025425"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917428"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2401016"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13528"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2337661"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2009.090208"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/69.134250"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1038\/scientificamerican1012-54","article-title":"The language of the brain","volume":"307","author":"sejnowksi","year":"2012","journal-title":"Scientific American"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1515\/9781400882618-003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2342153"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2518864"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.220905"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2014.2382334"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.56849"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1994.374512"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/72.298234"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"593","DOI":"10.7873\/DATE.2015.0849","article-title":"Retraining-Based Timing Error Mitigation for Hardware Neural Networks","author":"jiachao deng","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000066"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/72.963771"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1162\/089976600300014782"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-003-0353-4"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/72.712162"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279793.pdf?arnumber=8279793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T05:09:05Z","timestamp":1570684145000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279793","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}