{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:35:25Z","timestamp":1725701725238},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279802","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:32:24Z","timestamp":1517869944000},"page":"1-8","source":"Crossref","is-referenced-by-count":9,"title":["LinkBlaze: Efficient global data movement for FPGAs"],"prefix":"10.1109","author":[{"given":"Pongstorn","family":"Maidee","sequence":"first","affiliation":[]},{"given":"Alireza","family":"Kaviani","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Virtex UltraScale+","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412118"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762393"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577318"},{"key":"ref5","article-title":"Re-Examining Conventional Wisdom for Designing NoCs in the Context of FPGAs","author":"papamichael","year":"2012","journal-title":"International Symposium on FPGA"},{"key":"ref8","article-title":"Marathon: Statically-Scheduled Conflitct_Free Routing on FPGA Overlay NoCs","author":"napre","year":"2016","journal-title":"International Symposium on Field-Programmable Custom Computing Machines"},{"key":"ref7","article-title":"Hoplite: Building Austere Overlay NoCs for FPGAs","author":"napre","year":"2015","journal-title":"Int Conf on Field Programmable Logic and Applications"},{"journal-title":"Efficient Microarchitecture for Network-on-Chip Routers","year":"2012","author":"becker","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.31"},{"journal-title":"FPGA Data Sheet DC and AC Switching Characteristics","year":"0","key":"ref1"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279802.pdf?arnumber=8279802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T21:51:36Z","timestamp":1520891496000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279802\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279802","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}