{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:00:01Z","timestamp":1729670401374,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279821","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:32:24Z","timestamp":1517851944000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Software defined network controller: A neat solution administration for reconfigurable multi-core NoC"],"prefix":"10.1109","author":[{"given":"Ibarra-Delgado","family":"Salvador","sequence":"first","affiliation":[]},{"given":"Sandoval-Arechiga","family":"Remberto","sequence":"additional","affiliation":[]},{"given":"Maria","family":"Brox","sequence":"additional","affiliation":[]},{"given":"Manuel A.","family":"Ortiz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2567658"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/WARTIA.2014.6976396"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICeND.2014.6991365"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_15"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568323"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2017.03.005","article-title":"Software defined network on a chip","volume":"50","author":"berestizshevsky","year":"2017","journal-title":"Microprocessors and Microsystems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref3","article-title":"Network on chip: An architecture for billion transistor era","volume":"31","author":"hemani","year":"2000","journal-title":"Proceeding of the IEEE NorChip Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CSCI.2015.45"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2371999"},{"key":"ref8","first-page":"1","article-title":"The invasive network on chip-a multi-objective many-core communication infrastructure","author":"heisswolf","year":"2014","journal-title":"27th International Conference on Architecture of Computing Systems (ARCS)"},{"key":"ref7","article-title":"A Software Defined Interconnection Architecture for Systems on Chip","volume":"10","author":"sandoval-arechiga","year":"2016","journal-title":"Difu 100ci Revista en Ingenieria y Tecnologia UAZ"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.140"},{"key":"ref9","first-page":"119","article-title":"distributed resource management for on-chip manycore systems","author":"kobbe","year":"2011","journal-title":"Proceedings of the Seventh IEEE\/ACM\/IFIP International Conference on Hardware\/software Codesign and System Synthesis"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279821.pdf?arnumber=8279821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T05:09:06Z","timestamp":1570684146000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279821","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}