{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:23:21Z","timestamp":1725697401076},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279823","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:32:24Z","timestamp":1517869944000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Synthesis of interleaved multithreaded accelerators from OpenMP loops"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Sommer","sequence":"first","affiliation":[]},{"given":"Julian","family":"Oppermann","sequence":"additional","affiliation":[]},{"given":"Jaco","family":"Hofmann","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927432"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001431"},{"key":"ref13","first-page":"1","article-title":"Hard-ware\/software co-compilation with the Nymble system","author":"huthmann","year":"2013","journal-title":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628107"},{"journal-title":"The Adept Benchmark Suite","year":"2015","author":"johnson","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2016.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270297"},{"journal-title":"OpenMP Application Programming Interface - OpenMP Standard 4 5","year":"2015","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.08.005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649600"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.116"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718365"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279823.pdf?arnumber=8279823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T21:51:37Z","timestamp":1520891497000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279823","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}