{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:50:18Z","timestamp":1730292618790,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/reconfig.2018.8641692","type":"proceedings-article","created":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T23:39:16Z","timestamp":1550187556000},"page":"1-7","source":"Crossref","is-referenced-by-count":8,"title":["Configuration Tampering of BRAM-based AES Implementations on FPGAs"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Ziener","sequence":"first","affiliation":[]},{"given":"Jutta","family":"Pirkl","sequence":"additional","affiliation":[]},{"given":"Jirgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2014","key":"ref10"},{"year":"2014","author":"balazs","key":"ref11"},{"year":"2011","author":"gbur","key":"ref12"},{"year":"2007","author":"satoh","key":"ref13"},{"year":"2013","author":"litochevski","key":"ref14"},{"year":"2013","author":"ahmad","key":"ref15"},{"year":"1999","key":"ref16"},{"year":"2017","key":"ref17","article-title":"Pipelined aes"},{"year":"2017","key":"ref18","article-title":"Xilinx 7 series fpgas configuration user guide (ug470)"},{"year":"2017","key":"ref19","article-title":"Xilinx ultrascale architecture configuration user guide (ug570)"},{"key":"ref4","article-title":"A cautionary note on weak implementations of block ciphers","volume":"12","author":"kerins","year":"2006","journal-title":"1st Benelux Workshop Onlnformation and System Security (WISSec 2006)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0048-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0103-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399455"},{"key":"ref8","article-title":"Advanced Encryption Standard (AES)","author":"dworkin","year":"2001","journal-title":"Federal Inf Process Stds (NIST FIPS)-197"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950432"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.80"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2646367"},{"year":"2010","author":"mccoy","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14971-4_5"}],"event":{"name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2018,12,3]]},"location":"Cancun, Mexico","end":{"date-parts":[[2018,12,5]]}},"container-title":["2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8637084\/8641689\/08641692.pdf?arnumber=8641692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,19]],"date-time":"2019-03-19T01:32:05Z","timestamp":1552959125000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8641692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2018.8641692","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}