{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:50:19Z","timestamp":1730292619716,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/reconfig.2018.8641698","type":"proceedings-article","created":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T18:39:16Z","timestamp":1550169556000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Using Runtime Circuit Specialization to Accelerate Simulations of Reconfigurable Architectures"],"prefix":"10.1109","author":[{"given":"Dillon","family":"Huff","sequence":"first","affiliation":[]},{"given":"Pat","family":"Hanrahan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Partial Evaluation and Automatic Program Generation","year":"1993","author":"jones","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294694"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707929"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564830"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1111542.1111548"},{"article-title":"Design and implementation of the yosys open synthesis suite","year":"2013","author":"wolf","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/716984"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/857076.857077"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3594-5_2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2003.1194605"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1543135.1542528"},{"key":"ref7","first-page":"45","article-title":"Partial evaluation of ccomputation process-an approach to a compiler-compiler","volume":"25","author":"futamura","year":"1971","journal-title":"Systems Compurters Controls"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127665"},{"key":"ref1","first-page":"2018","author":"agile","year":"0","journal-title":"Hardware Group cgra generator"},{"key":"ref9","first-page":"10","volume":"15","author":"harris","year":"1988","journal-title":"Alvey Vision Conference"}],"event":{"name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2018,12,3]]},"location":"Cancun, Mexico","end":{"date-parts":[[2018,12,5]]}},"container-title":["2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8637084\/8641689\/08641698.pdf?arnumber=8641698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T01:48:12Z","timestamp":1643248092000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8641698\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2018.8641698","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}