{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T13:50:24Z","timestamp":1725803424134},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/reconfig.2018.8641703","type":"proceedings-article","created":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T18:39:16Z","timestamp":1550169556000},"page":"1-8","source":"Crossref","is-referenced-by-count":14,"title":["IMPRESS: Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado"],"prefix":"10.1109","author":[{"given":"Rafael","family":"Zamacola","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Garcia Martinez","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Mora","sequence":"additional","affiliation":[]},{"given":"Andres","family":"Otero","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"de La Torre","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"key":"ref11","first-page":"1","article-title":"Partial reconfiguration on FPGAs in practice — Tools and applications","author":"koch","year":"2012","journal-title":"ARCS 2012 ARCS"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/FPL.2010.24"},{"year":"0","journal-title":"UG909 (v2017 3)","article-title":"Vivado Design Suite User Guide - Partial Reconfiguration","key":"ref13"},{"year":"2016","journal-title":"XAPP1222 (v1 3)","article-title":"Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 AP SoCs (Vivado Tools)","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ISSOC.2006.322008"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/1128022.1128045"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPL.2008.4629918"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/IPDPS.2011.146"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/FCCM.2012.17"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ReConFig.2012.6416740"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/FPL.2015.7293980"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/DSD.2016.92"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ReConFig.2012.6416763"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/DDECS.2013.6549812","article-title":"Relocation of reconfigurable modules on Xilinx FPGA","author":"drahonovsk\u00fd","year":"2013","journal-title":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ReConFig.2016.7857186"}],"event":{"name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2018,12,3]]},"location":"Cancun, Mexico","end":{"date-parts":[[2018,12,5]]}},"container-title":["2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8637084\/8641689\/08641703.pdf?arnumber=8641703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T00:53:57Z","timestamp":1643244837000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8641703\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2018.8641703","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}