{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T16:03:21Z","timestamp":1774541001987,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/reconfig.2018.8641712","type":"proceedings-article","created":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T23:39:16Z","timestamp":1550187556000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["A Coarse Grained-Reconfigurable Accelerator with energy efficient MTJ-based Non-volatile Flip-flops"],"prefix":"10.1109","author":[{"given":"Takeharu","family":"Ikezoe","sequence":"first","affiliation":[]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[]},{"given":"Junya","family":"Akaike","sequence":"additional","affiliation":[]},{"given":"Kimiyoshi","family":"Usami","sequence":"additional","affiliation":[]},{"given":"Masaru","family":"Kudo","sequence":"additional","affiliation":[]},{"given":"Keizo","family":"Hiraga","sequence":"additional","affiliation":[]},{"given":"Yusuke","family":"Shuto","sequence":"additional","affiliation":[]},{"given":"Kojiro","family":"Yagami","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.46"},{"key":"ref3","first-page":"165","article-title":"Non-Volatile Lookup table based FPGA implementations","author":"xie","year":"2016","journal-title":"Design and Test Symposium"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429541"},{"key":"ref6","first-page":"175","article-title":"MTJ-based Nonvolatile Flip-Flop Circuit Enabling to Verify Stored Data","volume":"116","author":"akaike","year":"2017","journal-title":"IEICE technical report"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2608910"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCDG.2012.6360000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393280"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MM.2011.94","article-title":"Cool Mega-Arrays: Ultralow-Power Reconfigurable Accelerator Chips","volume":"31","author":"nobuaki","year":"2011","journal-title":"IEEE Micro"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.21"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577346"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064272"}],"event":{"name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Cancun, Mexico","start":{"date-parts":[[2018,12,3]]},"end":{"date-parts":[[2018,12,5]]}},"container-title":["2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8637084\/8641689\/08641712.pdf?arnumber=8641712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T07:57:19Z","timestamp":1643270239000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8641712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2018.8641712","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}