{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T07:18:06Z","timestamp":1782803886290,"version":"3.54.5"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/reconfig.2018.8641720","type":"proceedings-article","created":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T18:39:16Z","timestamp":1550169556000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["A Coarse-Grained Reconfigurable Array for High-Performance Computing Applications"],"prefix":"10.1109","author":[{"given":"Philipp S.","family":"Kasgen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Markus","family":"Weinhardt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Hochberger","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.72"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref10","first-page":"235","article-title":"Coarse grained reconfigurable architectures in the past 25 years: Overview and classification","author":"wijtvliet","year":"2017","journal-title":"Proc 16th Int Conf on Embedded Computer Systems Architectures Modeling and Simulation SAMOS 2016"},{"key":"ref6","article-title":"A Coarse Grain Reconfigurable Array (CGRA) for Statically Scheduled Data Flow Computing","author":"nicol","year":"2016","journal-title":"Wave Computing Inc Tech Rep"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-005-0290-3"},{"key":"ref8","first-page":"89","author":"theodoridis","year":"2008","journal-title":"Fine-and Coarse-Grain Reconfigurable Computing"},{"key":"ref7","article-title":"Parallel operation in the control data 6600","author":"thornton","year":"1964","journal-title":"AFIPS '64 (Fall part II) Proc of the October 27-29 1964 fall joint computer conference part II very high speed computer systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377609"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2_18"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"}],"event":{"name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Cancun, Mexico","start":{"date-parts":[[2018,12,3]]},"end":{"date-parts":[[2018,12,5]]}},"container-title":["2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8637084\/8641689\/08641720.pdf?arnumber=8641720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:22:20Z","timestamp":1643250140000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8641720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2018.8641720","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}