{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:40:44Z","timestamp":1755830444316,"version":"3.44.0"},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994725","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["A High Level Synthesis Approach for Application Specific DMA Controllers"],"prefix":"10.1109","author":[{"given":"Tomohiro","family":"Kida","sequence":"first","affiliation":[{"name":"Graduate School of Engineering, Nagasaki University,Nagasaki,Japan,852-8521"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuichi","family":"Kawamata","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, Nagasaki University,Nagasaki,Japan,852-8521"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuichiro","family":"Shibata","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, Nagasaki University,Nagasaki,Japan,852-8521"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[{"name":"Riken Center for Computational Science,Kobe,Japan,650-0047"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3241793.3241798"},{"journal-title":"Stream processor generator for hpc to embedded applications on fpga-based system platform","year":"2014","author":"sano","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3120895.3120909"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2019,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994725.pdf?arnumber=8994725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:26:17Z","timestamp":1755800777000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994725","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}