{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:52:16Z","timestamp":1762624336951,"version":"3.44.0"},"reference-count":2,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994765","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Full hardware implementation of the Post-Quantum Public-Key Cryptography Scheme Round5"],"prefix":"10.1109","author":[{"given":"Michal","family":"Andrzejczak","sequence":"first","affiliation":[{"name":"Military University of Technology,Warsaw,Poland"}]},{"given":"Farnoud","family":"Farahmand","sequence":"additional","affiliation":[{"name":"George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,U.S.A."}]},{"given":"Kris","family":"Gaj","sequence":"additional","affiliation":[{"name":"George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,U.S.A."}]}],"member":"263","reference":[{"journal-title":"Round 2 Submissions -Round5 candidate submission package","year":"2019","key":"ref2"},{"journal-title":"Post-Quantum Cryptography Standardization","year":"2019","key":"ref1"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2019,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994765.pdf?arnumber=8994765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:47:13Z","timestamp":1755910033000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994765","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}