{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T00:16:37Z","timestamp":1756167397930,"version":"3.44.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994771","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation"],"prefix":"10.1109","author":[{"given":"Siavash","family":"Rezaei","sequence":"first","affiliation":[{"name":"University of California Irvine,Dept. Computer Science,Irvine,USA"}]},{"given":"Eli","family":"Bozorgzadeh","sequence":"additional","affiliation":[{"name":"University of California Irvine,Dept. Computer Science,Irvine,USA"}]},{"given":"Kanghee","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electronic engineering, Soongsil University,Seoul,South Korea"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/FPL.2013.6645504"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/FPL.2016.7577334"},{"key":"ref12","first-page":"34","article-title":"fflink: A lightweight high-performance open-source pci express gen3 interface for reconfigurable accelerators","author":"de la chevallerie","year":"2015","journal-title":"SIGArch Computer Architecture News"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ICCD.2018.00063"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"728","DOI":"10.23919\/DATE.2019.8715080","article-title":"2smart: A two-stage machine learning-based approach for run-time specialized hardware-assisted malware detection","author":"sayadi","year":"2019","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE) 2019"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/3195970.3196109"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ReConFig.2016.7857162"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/EMPDP.2019.8671589"},{"year":"0","journal-title":"Xilinx® sdaccel Enabling hardware-accelerated software","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/FCCM.2018.00011"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISCA.2014.6853195"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JAS.2019.1911705"},{"year":"0","journal-title":"Intel® fpga sdk for opencl software technology","key":"ref9"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2019,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994771.pdf?arnumber=8994771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:38:50Z","timestamp":1756154330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994771","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}