{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:40:46Z","timestamp":1755830446922,"version":"3.44.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994776","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["A Library of FSM-based Floating-Point Arithmetic Functions on FPGAs"],"prefix":"10.1109","author":[{"given":"Atiyehsadat","family":"Panahi","sequence":"first","affiliation":[{"name":"University of Arkansas,Department of Computer Science and Computer Engineering,Fayetteville,USA"}]},{"given":"Keaten","family":"Stokke","sequence":"additional","affiliation":[{"name":"University of Arkansas,Department of Computer Science and Computer Engineering,Fayetteville,USA"}]},{"given":"David","family":"Andrews","sequence":"additional","affiliation":[{"name":"University of Arkansas,Department of Computer Science and Computer Engineering,Fayetteville,USA"}]}],"member":"263","reference":[{"key":"ref10","first-page":"137","article-title":"A library of parameterizable floating-point cores for FPGAs and their application to scientific computing","author":"gokul","year":"2005","journal-title":"Proceedings of the International Conference on Engineering Reconfigurable Systems and Algorithms"},{"key":"ref11","first-page":"29","article-title":"Floating-point trigonometric functions for FPGAs","author":"jeremie","year":"2007","journal-title":"IEEE International Conference on Field Programmable Logic and Applications"},{"key":"ref12","first-page":"239","article-title":"Tradeoff of FPGA design of floating-point transcendental functions","author":"daniel","year":"2009","journal-title":"IEEE 17th IFIP international conference on very large scale integration (VLSI-SoC)"},{"key":"ref13","first-page":"50","article-title":"Evaluation of CORDIC algorithm for the processing of sine and cosine functions","volume":"6","author":"eski","year":"2017","journal-title":"International Journal of Business and Management Invention"},{"key":"ref14","first-page":"83","article-title":"Efficient implementation of elementary functions in the medium-precision range","author":"fredrik","year":"2015","journal-title":"22nd Symposium of Computer Arithmetic"},{"key":"ref15","first-page":"21","article-title":"Optimized method for sine and cosine hardware implementation generator, using CORDIC algorithm","volume":"13","author":"ait","year":"2018","journal-title":"International Journal of Applied Engineering Research"},{"key":"ref16","first-page":"892","article-title":"Low latency and low error floating-point sine\/cosine function based TCORDIC algorithm","volume":"64","author":"baozhou","year":"2016","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref17","first-page":"iii","article-title":"Hardware operator for simultaneous sine and cosine evaluation","volume":"3","author":"arnaud","year":"2006","journal-title":"IEEE International Conference on Acoustics Speech and Signal Processing Proceedings"},{"year":"2011","author":"hennessy","journal-title":"Computer Architecture A Quantitative Approach","key":"ref18"},{"key":"ref19","article-title":"Numerical analysis: Mathematics of scientific computing","volume":"2","author":"kincaid","year":"2009","journal-title":"American Mathematical Society"},{"key":"ref4","first-page":"20","article-title":"Open-source variable-precision floating-point library for major commercial fpgas","volume":"9","author":"xin","year":"2016","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"ref3","first-page":"16","article-title":"Vfloat: A variable precision fixed-and floating-point library for reconfigurable hardware","volume":"3","author":"xiaojun","year":"2010","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"ref6","first-page":"1","article-title":"A pipelined architecture for user-defined floating-point complex division on FPGA","author":"shaobing","year":"2017","journal-title":"IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)"},{"key":"ref5","first-page":"149","article-title":"Analysis of highperformance floating-point arithmetic on FPGAs","author":"gokul","year":"2004","journal-title":"IEEE 18th International Parallel and Distributed Processing Symposium Proceedings"},{"key":"ref8","first-page":"1","article-title":"FPGA implementation of vedic floating-point multiplier","author":"ravi kishore","year":"2015","journal-title":"IEEE International Conference on Signal Processing Informatics Communication and Energy Systems (SPICES)"},{"key":"ref7","first-page":"301","article-title":"A unified reconfigurable floating-point arithmetic architecture based on CORDIC algorithm","author":"linlin fang","year":"2017","journal-title":"Proc IEEE Int Conf Field-Program Technol (ICFPT)"},{"key":"ref2","first-page":"249","article-title":"Advanced components in the variable precision floating-point library","author":"xiaojun","year":"2006","journal-title":"14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/3-540-46117-5_68"},{"key":"ref9","first-page":"171","article-title":"FPGAs vs. CPUs: Trends in peak floating-point performance","author":"keith","year":"2004","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TEC.1959.5222693"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/MDT.2011.44"},{"key":"ref21","article-title":"Digital Image Correlation Engine (DICe) reference manual","author":"turner","year":"2015","journal-title":"Sandia Report SAND 2015-10606 O"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2019,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994776.pdf?arnumber=8994776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:26:17Z","timestamp":1755800777000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994776","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}