{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T18:43:03Z","timestamp":1757616183879,"version":"3.44.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994778","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Compiler-Based High-Level Synthesis of Application-Specific Processors on FPGAs"],"prefix":"10.1109","author":[{"given":"Patrick","family":"Plagwitz","sequence":"first","affiliation":[{"name":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department of Computer Science,Germany"}]},{"given":"Franz-Josef","family":"Streit","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department of Computer Science,Germany"}]},{"given":"Andreas","family":"Becher","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department of Computer Science,Germany"}]},{"given":"Stefan","family":"Wildermann","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department of Computer Science,Germany"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department of Computer Science,Germany"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.959863"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951730"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419795"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9102-1"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1145\/3131885.3131932","article-title":"High-level synthesis for hardware\/software codesign of distributed smart camera systems","author":"streit","year":"2017","journal-title":"Proceedings of International Conference of Distributed Smart Cameras"},{"journal-title":"Xilinx","article-title":"Vivado Design Suite User Guide: High-Level Synthesis (UG902)","year":"0","key":"ref16"},{"journal-title":"Chips 2 0 FPGA design suite based on C to Verilog design flow","year":"2018","author":"dawson","key":"ref17"},{"journal-title":"The LLVM Target-Independent Code Generator","year":"2018","key":"ref18"},{"journal-title":"ZedBoard","year":"0","key":"ref19"},{"journal-title":"Rc-openlib","year":"0","key":"ref4"},{"journal-title":"Nios II processors for FPGAs","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"journal-title":"Vivado Design Suite Tutorial High-Level Synthesis (UG871) Xilinx","year":"0","key":"ref5"},{"key":"ref8","first-page":"261","article-title":"Application-specific customization of parameterized FPGA soft-core processors","author":"sheldon","year":"2006","journal-title":"Proceedings of the 2006 IEEE\/ACM International Conference on Computer-Aided Design"},{"journal-title":"OpenRISC","year":"0","key":"ref7"},{"journal-title":"MicroBlaze Micro Controller System v3 0","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718388"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641736"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2019,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994778.pdf?arnumber=8994778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:14:25Z","timestamp":1757096065000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994778","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}