{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T21:10:05Z","timestamp":1756156205508,"version":"3.44.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994782","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-8","source":"Crossref","is-referenced-by-count":11,"title":["TURTLE: A Low-Cost Fault Injection Platform for SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"Corbin","family":"Thurlow","sequence":"first","affiliation":[{"name":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA"}]},{"given":"Hayden","family":"Rowberry","sequence":"additional","affiliation":[{"name":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA"}]},{"given":"Michael","family":"Wirthlin","sequence":"additional","affiliation":[{"name":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.45"},{"key":"ref3","first-page":"275","article-title":"A fault injection analysis of Virtex FPGA TMR design methodology","author":"lima","year":"2001","journal-title":"RADECS 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat No 01 Th8605)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2877579"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/AUTEST.2016.7589601"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.229"},{"journal-title":"7 Series FPGAs Configuration (ug470)","year":"2018","key":"ref8"},{"volume":"82","journal-title":"Nexys Video FPGA Board Reference Manual","year":"2017","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.585157"},{"journal-title":"Improving the single event effect response of triple modular redundancy on SRAM FPGAs through placement and routing","year":"2019","author":"cannon","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2259503"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2019,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994782.pdf?arnumber=8994782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:38:50Z","timestamp":1756154330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994782","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}