{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:02:17Z","timestamp":1754161337392,"version":"3.41.2"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994783","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Electronic System Level Power and Performance Analysis for Multi-Processor-System-on-Chip"],"prefix":"10.1109","author":[{"given":"Muhammad Mudussir","family":"Ayub","sequence":"first","affiliation":[{"name":"Technische Universität München,Electrical Engineering Department,Munich,Germany"}]},{"given":"Habibullah","family":"Ahmadzay","sequence":"additional","affiliation":[{"name":"Intel Deutschland GmbH,Munich,Germany"}]},{"given":"Josef","family":"Eckm\u00fcller","sequence":"additional","affiliation":[{"name":"Intel Deutschland GmbH,Munich,Germany"}]},{"given":"Franz","family":"Kreupl","sequence":"additional","affiliation":[{"name":"Technische Universität München,Electrical Engineering Department,Munich,Germany"}]}],"member":"263","reference":[{"key":"ref4","first-page":"3","article-title":"Modeling Power Consumption and Temperature in TLM Models","volume":"3","author":"moy","year":"2016","journal-title":"Leibniz Transactions on Embedded Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951910"},{"journal-title":"PlatformArchitect by Synopsys","year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893210"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2017.7993374"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36157-9_3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.206"},{"journal-title":"IEEE 1666 Standard SystemC Language Reference Manual","year":"2011","author":"initiative","key":"ref9"},{"journal-title":"Intel® Docea","year":"0","key":"ref1"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2019,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994783.pdf?arnumber=8994783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,28]],"date-time":"2025-07-28T19:42:25Z","timestamp":1753731745000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994783","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}