{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T00:05:44Z","timestamp":1773014744787,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994788","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-5","source":"Crossref","is-referenced-by-count":16,"title":["An Open-Source Platform for Evaluation of Hardware Implementations of Lightweight Authenticated Ciphers"],"prefix":"10.1109","author":[{"given":"Abubakr","family":"Abdulgadir","sequence":"first","affiliation":[{"name":"Cryptographic Engineering Research Group, George Mason University,Fairfax,Virginia,USA,22030"}]},{"given":"William","family":"Diehl","sequence":"additional","affiliation":[{"name":"Signatures Analysis Lab, Virginia Tech,Blacksburg,Virginia,USA,24061"}]},{"given":"Jens-Peter","family":"Kaps","sequence":"additional","affiliation":[{"name":"Cryptographic Engineering Research Group, George Mason University,Fairfax,Virginia,USA,22030"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Flexible, OpensourceworkBench fOr Side-channel analysis","author":"abdulgadir","year":"2018","journal-title":"IEEE Hardware Oriented Security and Trust Demo Session"},{"key":"ref11","year":"2019","journal-title":"Lightweight Cryptography CSRC"},{"key":"ref12","year":"2019","journal-title":"FOBOS Home Page"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref14","author":"pham","year":"2015","journal-title":"Benchmarking of Cryptographic Implementations on Embedded Platforms"},{"key":"ref15","article-title":"Hardware Implementations of NIST Lightweight Cryptographic Candidates: A First Look","author":"rezvani","year":"2019","journal-title":"Tech Rep"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00066"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279790"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279804"},{"key":"ref4","year":"2019","journal-title":"Side Channel Analysis Security Tools"},{"key":"ref3","year":"2019","journal-title":"Rambus Dpa workstation analysis platform"},{"key":"ref6","author":"o'flynn","year":"2017","journal-title":"A Framework for Embedded Hardware Security Analysis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2014.7031104"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"209","DOI":"10.46586\/tches.v2018.i1.209-237","article-title":"Leakage Detection with the X2-Test","author":"moradi","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref7","article-title":"CAESAR Hardware API","volume":"2016 626","author":"homsirikamol","year":"2016","journal-title":"Cryptology ePrint Archive"},{"key":"ref2","article-title":"A testing methodology for sidechannel resistance validation","author":"goodwill","year":"2011","journal-title":"NIST Non-invasive Attack Testing Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref9","article-title":"Towards a Flexible, Open-source BOard for Side-channel analysis (FOBOS)","author":"velegalati","year":"2013","journal-title":"Cryptographic architectures embedded in reconfigurable devices CRYPTARCHI 2013"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Cancun, Mexico","start":{"date-parts":[[2019,12,9]]},"end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994788.pdf?arnumber=8994788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:25:18Z","timestamp":1756754718000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994788\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994788","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}