{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:01:51Z","timestamp":1755993711171,"version":"3.44.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/reconfig48160.2019.8994814","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:23:28Z","timestamp":1581650608000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Real-Time Video Pipelines on SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"Andrew E.","family":"Wilson","sequence":"first","affiliation":[{"name":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA"}]},{"given":"Michael","family":"Wirthlin","sequence":"additional","affiliation":[{"name":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SIU.2017.7960586"},{"key":"ref11","first-page":"1","article-title":"Imple-mentation of a scalable real time canny edge detector on programmable SOC","author":"maheshwari","year":"2017","journal-title":"2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2010.5495525"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCC.2015.7432935"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPS.2009.32"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.74"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00046"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2009.5470086"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161198"},{"journal-title":"Digilent vivado library","year":"2019","key":"ref6"},{"journal-title":"Python productivity for zynq","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056845"},{"journal-title":"Xilinx ip catalog","year":"2019","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2013.95"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2249295"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SIU.2018.8404520"}],"event":{"name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2019,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2019,12,11]]}},"container-title":["2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8974168\/8994692\/08994814.pdf?arnumber=8994814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:47:13Z","timestamp":1755910033000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8994814\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/reconfig48160.2019.8994814","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}