{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T17:16:03Z","timestamp":1757610963197,"version":"3.44.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/recosoc.2011.5981494","type":"proceedings-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T14:03:34Z","timestamp":1315836214000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["FPGA SDK for nanoscale architectures"],"prefix":"10.1109","author":[{"given":"Ciprian","family":"Teodorov","sequence":"first","affiliation":[{"name":"Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France"}]},{"given":"Lo\u00efc","family":"Lagadec","sequence":"additional","affiliation":[{"name":"Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1476793.1476883"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007645"},{"key":"ref12","article-title":"Latching on the Wire and Pipelining in Nanoscale Designs","author":"moritz","year":"2004","journal-title":"3rd Workshop on Non-Silicon Computation (NSC-3) ISCA'04"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.02.001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2008.205"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.92"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"Vpr: A new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Procs of the Int Conference on Field Programmable Logic and Applications (FPL"},{"key":"ref17","article-title":"Methodes et outils logiciels pour l'exploration architecturale d'unite reconfigurable embarqueees","author":"picard","year":"2010","journal-title":"Ph D Dissertation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.07.072"},{"key":"ref19","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep UCB\/ERL M92\/41"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226357"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"key":"ref6","article-title":"Manufacturing patway and associated challenges for nanoscale computational systems","author":"narayanan","year":"2009","journal-title":"9th IEEE Nanotechnology Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"ref8","article-title":"Abstraction, modelisation et outils de cao pour les architectures reconfiuurables","author":"lagadec","year":"2000","journal-title":"Ph D Dissertation"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941486"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1117\/12.402529","article-title":"Object-oriented meta tools for reconfigurable architectures","volume":"4212","author":"lagadec","year":"2000","journal-title":"Reconfigurable Technology FPGAs for Computing and Applications"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.23"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1117\/12.402529"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818120"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"year":"2010","key":"ref26"},{"key":"ref25","article-title":"Logic Synthesis and Optimization Benchmarks User Guide, Version 3.0","author":"yang","year":"1991","journal-title":"MCNC Technical Report Tech Reo"}],"event":{"name":"2011 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2011,6,20]]},"location":"Montpellier, France","end":{"date-parts":[[2011,6,22]]}},"container-title":["6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5967008\/5981488\/05981494.pdf?arnumber=5981494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,3]],"date-time":"2025-09-03T17:50:55Z","timestamp":1756921855000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5981494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2011.5981494","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}