{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:05:54Z","timestamp":1725440754244},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/recosoc.2011.5981502","type":"proceedings-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T14:03:34Z","timestamp":1315836214000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Monitoring communication channels on a shared memory multi-processor system on chip"],"prefix":"10.1109","author":[{"given":"Daniela","family":"Genius","sequence":"first","affiliation":[]},{"given":"Nicolas","family":"Pouillon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337515"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1999.777387"},{"key":"ref12","first-page":"182","article-title":"Cycle precise core based hard-ware\/software system simulation with predictable event propagation","author":"p\u00e9trot","year":"1997","journal-title":"Proceedings of the 23rd Euromicro Conference"},{"key":"ref13","article-title":"A generic hardware\/software communication mechanism for Multi-Processor System on Chip, targeting telecommunication applications","author":"faure","year":"2006","journal-title":"Workshop on Reconfigurable Communication-centric SoCs (ReCoSoC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2006.1689656"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911337"},{"journal-title":"Tech Rep","article-title":"The SoCLib project: An integrated system-on-chip modelling and simulation platform","year":"2003","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253805"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2007.4497671"},{"journal-title":"Virtual Component Interface Standard (OCB 2 2 0)","year":"2000","key":"ref19"},{"key":"ref4","article-title":"DSX: Un outil d'exploration architecturale efficace pour syst&#x00E8;mes multi-processeurs int&#x00E9;gr&#x00E9;s sur puce (an efficient design space exploration tool for MPSoC)","author":"pouillon","year":"2007","journal-title":"Colloque GDR SoC"},{"key":"ref3","article-title":"Communications mat&#x00E9;rielles-logicielles dans les syst&#x00E8;mes sur puce orient&#x00E9;s t&#x00E9;l&#x00E9;communications (hw\/sw communications in telecommunication oriented mpsoc)","author":"faure","year":"2007","journal-title":"Ph D Dissertation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9965-5_3"},{"key":"ref5","article-title":"Deploying a Telecommunication Application on Multiprocessor Systems-on-Chip","author":"genius","year":"2007","journal-title":"Design and Architectures for Signal and Image Processing (DASIP)"},{"key":"ref8","article-title":"Bounded scheduling of process networks","author":"parks","year":"1995","journal-title":"Ph D disser-tation"},{"key":"ref7","first-page":"471","article-title":"The semantics of a simple language for parallel programming","author":"kahn","year":"1974","journal-title":"Information Processing '74"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852431"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"880","DOI":"10.1109\/DAC.2002.1012746","article-title":"A framework for evaluating design tradeoffs in packet processing architectures","author":"thiele","year":"2002","journal-title":"Proc 39th Design Automation Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337511"}],"event":{"name":"2011 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2011,6,20]]},"location":"Montpellier, France","end":{"date-parts":[[2011,6,22]]}},"container-title":["6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5967008\/5981488\/05981502.pdf?arnumber=5981502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T02:11:41Z","timestamp":1497924701000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5981502\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2011.5981502","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}