{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:08:38Z","timestamp":1729678118971,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/recosoc.2011.5981509","type":"proceedings-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T14:03:34Z","timestamp":1315836214000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["High-performance on-chip network platform for memory-on-processor architectures"],"prefix":"10.1109","author":[{"given":"Masoud","family":"Daneshtalab","sequence":"first","affiliation":[]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412589"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref13","first-page":"222","article-title":"Variation-Tolerant Non-Uniform 3D Cache Management in Die Stacked Multicore Processor Categories and Subject Descriptors","author":"zhao","year":"2009","journal-title":"Proc Int'l Symp Microarchitecture (MICRO)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007472"},{"key":"ref15","first-page":"130","article-title":"8Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology","author":"kang","year":"2009","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref16","first-page":"991","article-title":"A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy","author":"loi","year":"2006","journal-title":"Proceedings of the 43rd Design Automation Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888329"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.08.002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457230"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/5.929647","article-title":"3D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration","volume":"89","author":"banerjee","year":"2001","journal-title":"Proc of the IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999958"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2007","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630117"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref20","first-page":"1408","article-title":"BARP- A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs to Avoid Congestion","author":"lotfi-kamran","year":"2008","journal-title":"Proc IEEE Design Automation and Test in Europe (DATE"},{"journal-title":"Open Core Protocol Specification 2 0 Release Candidate","year":"2003","key":"ref22"},{"journal-title":"ARM AMBA AXI Protocol Specifications","year":"2004","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313226"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.19"},{"journal-title":"Gaisler IP Cores","year":"2009","key":"ref26"},{"key":"ref25","first-page":"890","article-title":"NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing","author":"yang","year":"2007","journal-title":"Proc ASICON"}],"event":{"name":"2011 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2011,6,20]]},"location":"Montpellier, France","end":{"date-parts":[[2011,6,22]]}},"container-title":["6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5967008\/5981488\/05981509.pdf?arnumber=5981509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T02:11:40Z","timestamp":1497924700000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5981509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2011.5981509","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}