{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:53:08Z","timestamp":1729673588553,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/recosoc.2011.5981515","type":"proceedings-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T14:03:34Z","timestamp":1315836214000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["A new mechanism to reduce congestion on TDM networks-on-chips"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Vergeylen","sequence":"first","affiliation":[]},{"given":"Angelo Kuti","family":"Lusala","sequence":"additional","affiliation":[]},{"given":"Jean-Didier","family":"Legat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"44","article-title":"An Asynchronous Router for Multiple Service Levels Networks on Chip","author":"dobkin","year":"2005","journal-title":"Proc ASYNC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2010.14"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2010.5669434"},{"journal-title":"Ayse Yasemin Seydim","article-title":"Wormhole Routing in Parallel Computers","year":"1998","key":"ref6"},{"year":"2011","key":"ref5"},{"article-title":"Networks on Chips, Technology and Tools","year":"2006","author":"de","key":"ref8"},{"key":"ref7","first-page":"105","article-title":"QNoC: QoS Architecture and Design Process for Network on Chip","volume":"50","author":"bollotin","year":"2004","journal-title":"JSA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref1","first-page":"3","article-title":"Introduction to Network Architectures","author":"duato","year":"2011","journal-title":"Designing Network On-Chip Architectures in the Nanoscale Era"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture"},{"key":"ref8A","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"}],"event":{"name":"2011 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2011,6,20]]},"location":"Montpellier, France","end":{"date-parts":[[2011,6,22]]}},"container-title":["6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5967008\/5981488\/05981515.pdf?arnumber=5981515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T02:11:40Z","timestamp":1497924700000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5981515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2011.5981515","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}