{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:17:30Z","timestamp":1725625050792},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/recosoc.2011.5981522","type":"proceedings-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T14:03:34Z","timestamp":1315836214000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach"],"prefix":"10.1109","author":[{"given":"C.","family":"Silvano","sequence":"first","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"W.","family":"Fornaciari","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"S. Crespi","family":"Reghizzi","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"G.","family":"Agosta","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"G.","family":"Palermo","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"V.","family":"Zaccaria","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"P.","family":"Bellasi","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"F.","family":"Castro","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"S.","family":"Corbetta","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"E.","family":"Speziale","sequence":"additional","affiliation":[{"name":"DEI Politecnico di Milano, Italy"}]},{"given":"D.","family":"Melpignano","sequence":"additional","affiliation":[{"name":"STMicroelectronics, France"}]},{"given":"J. M.","family":"Zins","sequence":"additional","affiliation":[{"name":"STMicroelectronics, France"}]},{"given":"H.","family":"Hubert","sequence":"additional","affiliation":[{"name":"Fraunhofer HHI, Germany"}]},{"given":"B.","family":"Stabernack","sequence":"additional","affiliation":[{"name":"Fraunhofer HHI, Germany"}]},{"given":"J.","family":"Brandenburg","sequence":"additional","affiliation":[{"name":"Fraunhofer HHI, Germany"}]},{"given":"M.","family":"Palkovic","sequence":"additional","affiliation":[{"name":"IMEC vzw, Belgium and IBBT, Belgium"}]},{"given":"P.","family":"Raghavan","sequence":"additional","affiliation":[{"name":"IMEC vzw, Belgium and IBBT, Belgium"}]},{"given":"C.","family":"Ykman-Couvreur","sequence":"additional","affiliation":[{"name":"IMEC vzw, Belgium and IBBT, Belgium"}]},{"given":"I.","family":"Anagnostopoulos","sequence":"additional","affiliation":[{"name":"ICCS National Tech. University of Athens, Greece"}]},{"given":"A.","family":"Bartzas","sequence":"additional","affiliation":[{"name":"ICCS National Tech. University of Athens, Greece"}]},{"given":"D.","family":"Soudris","sequence":"additional","affiliation":[{"name":"ICCS National Tech. University of Athens, Greece"}]},{"given":"T.","family":"Kempf","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}]},{"given":"G.","family":"Ascheid","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}]},{"given":"J.","family":"Ansari","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}]},{"given":"P.","family":"Mahonen","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}]},{"given":"B.","family":"Vanthournout","sequence":"additional","affiliation":[{"name":"Synopsys, Belgium"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Improved programming of gpu architectures through automated data allocation and loop restructuring","author":"biagio","year":"2011","journal-title":"Proc of the PARMA Workshop (ARCS2010 Workshop)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2020478"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2031522"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.271"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DYSPAN.2011.5936237"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2007.905532"},{"year":"2010","key":"ref2","article-title":"Platform 2012: A Many-core programmable accelerator for UltraEfficient Embedded Computing in Nanometer Technology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM.2009.5379897"},{"key":"ref1","first-page":"1","article-title":"The 48-core sec processor: the programmer's view","author":"mattson","year":"2010","journal-title":"Proceedings of IEEE Computer Society"}],"event":{"name":"2011 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2011,6,20]]},"location":"Montpellier, France","end":{"date-parts":[[2011,6,22]]}},"container-title":["6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5967008\/5981488\/05981522.pdf?arnumber=5981522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T05:10:05Z","timestamp":1623129005000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5981522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2011.5981522","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}