{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:05:26Z","timestamp":1725613526641},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/recosoc.2011.5981537","type":"proceedings-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T18:03:34Z","timestamp":1315850614000},"page":"1-5","source":"Crossref","is-referenced-by-count":10,"title":["A study on fine granular fault tolerance methodologies for FPGAs"],"prefix":"10.1109","author":[{"given":"Mahtab","family":"Niknahad","sequence":"first","affiliation":[]},{"given":"Oliver","family":"Sander","sequence":"additional","affiliation":[]},{"given":"Juergen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Quadded logic","author":"tryon","year":"1962","journal-title":"Redundancy Techniques for Computing Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"key":"ref12","article-title":"Correcting single event upset through virtex partial reconfiguration","author":"carmichael","year":"2000","journal-title":"Xilinx Application Notes XAPP216"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272410"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"ref15","article-title":"Triple module redundancy design techniques for virtex fpgas","author":"carmichael","year":"2001","journal-title":"Xilinx Application Note XAPP197"},{"article-title":"Functional triple modular redundancy (ftmr) vhdl design methodology for redundancy in combinational and sequential logic","year":"2002","author":"research","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.9"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/RELPHY.2006.251221","article-title":"Im-proving fpga design robustness with partial tmr","author":"pratt","year":"2006","journal-title":"Reliability Physics Symposium Proceedings 2006 44th Annual IEEE International"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2007.5205468"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2006893"},{"journal-title":"Opencores","year":"0","key":"ref28"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1109\/DAC.2003.1219099","article-title":"Designing fault tolerant systems into sram-based fpgas","author":"lima","year":"2003","journal-title":"Design Automation Conference 2003 Proceedings"},{"journal-title":"UG129 PicoBlaze 8-bit Embedded Microcontroller User Guide","year":"2010","key":"ref27"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.31"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TR.1963.5218213"},{"key":"ref7","first-page":"86","article-title":"Time redundancy based soft-error tolerance to rescue nanometer technologies","author":"nicolaidis","year":"1999","journal-title":"VLSI Test Symposium 1999 Proceedings 17th IEEE"},{"journal-title":"Xilinx Datasheet DS003 V2 4","article-title":"Virtex 2.5 v field programmable gate arrays","year":"2000","key":"ref2"},{"article-title":"Redundant logic Circuitry","year":"1958","author":"tryon","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1109\/ICICDT.2004.1309976","article-title":"Radiation assurance for the space en-vironment","author":"barth","year":"2004","journal-title":"Integrated Circuit Design and Technology 2004 ICICDT '04 International Conference on"},{"key":"ref20","article-title":"Reduced triple modular redundancy for tolerating seus in sram-based fpgas","author":"mohammad","year":"2005","journal-title":"Proceedings of NASA International Conference on Military Applications in Programmable Logic Devices (MAPLD) September 2005"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.23"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2007.4342561"},{"year":"0","key":"ref24"},{"journal-title":"UG632 Xilinx Plan Ahead User Guide","year":"2009","key":"ref23"},{"journal-title":"UG190 Virtex-5 FPGA User Guide","year":"2009","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2005.1543031"}],"event":{"name":"2011 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2011,6,20]]},"location":"Montpellier, France","end":{"date-parts":[[2011,6,22]]}},"container-title":["6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5967008\/5981488\/05981537.pdf?arnumber=5981537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T06:11:42Z","timestamp":1497939102000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5981537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2011.5981537","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}