{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:46:45Z","timestamp":1725500805613},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/recosoc.2012.6322872","type":"proceedings-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T16:54:50Z","timestamp":1359478490000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Invited paper: On-chip monitoring for adaptive heterogeneous multicore systems"],"prefix":"10.1109","author":[{"given":"Diana","family":"Goehringer","sequence":"first","affiliation":[{"name":"Fraunhofer IOSB, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mounir","family":"Chemaou","sequence":"additional","affiliation":[{"name":"Fraunhofer IOSB, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Huebner","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2010","journal-title":"ChipScope Pro 12 1 Software and Cores User Guide","key":"3"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/IES.2006.357464"},{"year":"2010","journal-title":"LogiCORE IP Clock Generator (V4 01a)","key":"10"},{"year":"0","journal-title":"MicroBlaze Processor Reference Guide Embedded Development Kit","key":"1"},{"year":"2011","author":"go?hringer","journal-title":"Flexible Design and Dynamic Utilization of Adaptive Scalable Multi-Core Systems","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-2427-5","author":"voros","year":"2009","journal-title":"Dynamic System Reconfiguration in Heterogeneous Platforms The MORPHEUS Approach"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/1531542.1531573"},{"year":"0","author":"el shobaky","journal-title":"On-Chip Monitoring for Non-Intrusive Hardware \/ Software Observability","key":"4"},{"year":"2011","journal-title":"IP Processor LMB BRAM Interface Controller (V3 00b)","key":"9"},{"year":"2010","journal-title":"LogiCORE IP Fast Simplex Link (FSL) V20 Bus (V2 11c)","key":"8"}],"event":{"name":"2012 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2012,7,9]]},"location":"York, UK","end":{"date-parts":[[2012,7,11]]}},"container-title":["7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6313484\/6322865\/06322872.pdf?arnumber=6322872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T08:22:27Z","timestamp":1623140547000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6322872\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2012.6322872","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}