{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:51:46Z","timestamp":1725659506374},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/recosoc.2012.6322873","type":"proceedings-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T16:54:50Z","timestamp":1359478490000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["On implementability of Polymorphic Register Files"],"prefix":"10.1109","author":[{"given":"Catalin","family":"Ciobanu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi","family":"Kuzmanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"ChipScope Pro 12 1 Software and Cores User Guide","year":"2010","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IES.2006.357464"},{"journal-title":"LogiCORE IP Clock Generator (V4 01a)","year":"2010","key":"10"},{"journal-title":"MicroBlaze Processor Reference Guide Embedded Development Kit","year":"0","key":"1"},{"journal-title":"Flexible Design and Dynamic Utilization of Adaptive Scalable Multi-Core Systems","year":"2011","author":"go?hringer","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-2427-5","author":"voros","year":"2009","journal-title":"Dynamic System Reconfiguration in Heterogeneous Platforms The MORPHEUS Approach"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531573"},{"journal-title":"On-Chip Monitoring for Non-Intrusive Hardware \/ Software Observability","year":"0","author":"el shobaky","key":"4"},{"journal-title":"IP Processor LMB BRAM Interface Controller (V3 00b)","year":"2011","key":"9"},{"journal-title":"LogiCORE IP Fast Simplex Link (FSL) V20 Bus (V2 11c)","year":"2010","key":"8"}],"event":{"name":"2012 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2012,7,9]]},"location":"York, United Kingdom","end":{"date-parts":[[2012,7,11]]}},"container-title":["7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6313484\/6322865\/06322873.pdf?arnumber=6322873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T06:36:19Z","timestamp":1498026979000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6322873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2012.6322873","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}