{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:50:51Z","timestamp":1730292651078,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/recosoc.2012.6322876","type":"proceedings-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T16:54:50Z","timestamp":1359478490000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["RIVER architecture: Reconfigurable flow and fabric for parallel stream processing on FPGAs"],"prefix":"10.1109","author":[{"given":"Dominic","family":"Hillenbrand","sequence":"first","affiliation":[]},{"given":"Christian","family":"Brugger","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Tao","sequence":"additional","affiliation":[]},{"given":"Shufan","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Balzer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568535"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050187"},{"key":"18","first-page":"14","article-title":"tensilica automates architecture exploration","volume":"50","year":"2004","journal-title":"IEE Review"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909331"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250689"},{"year":"0","key":"13"},{"key":"14","article-title":"Evaluating the Imagine stream architecture","author":"ahn","year":"2004","journal-title":"ISCA"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2005.1487887"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"21","article-title":"RISPP: Rotating instruction set processing platform","author":"bauer","year":"2007","journal-title":"DAC"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/SASO.2007.2"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479748"},{"key":"23","article-title":"Towards Novel Approaches in Design Automation for FPGA Power Optimization","author":"noguera","year":"2008","journal-title":"PATMOS"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.10.004"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.08.008"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.49"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/78.365306"},{"year":"0","key":"28"},{"year":"0","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/WOCN.2011.5872953"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1364\/OE.19.012740"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2007.9"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ROBOT.2010.5509731"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/92.335011"},{"journal-title":"Chisel Tutorial","year":"2011","author":"bachrach","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/RTC.2007.4382729"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2011.6035003"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1088\/0954-3899\/30\/8\/066"},{"journal-title":"Whitepaper NVIDIA Next Generation CUDA Compute Architecture Fermi","year":"2009","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICETET.2009.73"},{"key":"9","article-title":"Bluespec System Verilog: Efficient, correct RTL from high level specifications","author":"nikhil","year":"0","journal-title":"Formal Methods and Models for Co-Design MEMOCODE '04"},{"key":"8","article-title":"Bringing CPP; productivity to VHDL world: From language definition to a case study","author":"shcherbakov","year":"0","journal-title":"2011 Forum on Specification and Design Languages (FDL)"}],"event":{"name":"2012 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2012,7,9]]},"location":"York, United Kingdom","end":{"date-parts":[[2012,7,11]]}},"container-title":["7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6313484\/6322865\/06322876.pdf?arnumber=6322876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T22:05:06Z","timestamp":1490133906000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6322876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2012.6322876","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}