{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:39:34Z","timestamp":1729618774199,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/recosoc.2012.6322897","type":"proceedings-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T16:54:50Z","timestamp":1359478490000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Communication-centric high level synthesis metrics for low vertical channel density 3-dimensional Networks-on-Chip"],"prefix":"10.1109","author":[{"given":"Haoyuan","family":"Ying","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Hollstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/TED.2009.2034508"},{"year":"2010","author":"samman","journal-title":"Microarchitecture and Implementation of Networks-on- Chip with A Flexible Concept for Communication Media Sharing","key":"17"},{"year":"2011","author":"bienia","journal-title":"Benchmarking Modern Multiprocessors","key":"18"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/HPCSim.2012.6266923"},{"key":"16","article-title":"A Simulation Framework for 3-Dimension Networks-on-Chip with Different Vertical Channel Density Configurations","author":"ying","year":"2012","journal-title":"IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ISCAS.2011.5937785"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/ISQED.2011.5770723"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/DELTA.2011.26"},{"key":"12","article-title":"An Efficient 3D NoC Synthesis by Using Genetic Algorithms","author":"jin","year":"2010","journal-title":"IEEE Region 10 Conference (TENCON)"},{"key":"21","article-title":"Nu-MineBench 2.0","author":"liao","year":"2005","journal-title":"Center for Ultra-Scale Computing and Information Security Technical Report"},{"year":"2009","author":"motoyoshi","journal-title":"Through-Silicon Via (TSV","key":"3"},{"key":"20","article-title":"The Alpbench Benchmark Suit for Complex Multimedia Applications","author":"adve","year":"2010","journal-title":"IEEE International Symposium on Circuits and Systems"},{"year":"2008","author":"philip","journal-title":"Handbook of 3D Integration Technology and Applications of 3D Integrated Circuits","key":"2"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.976921"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/DATE.2011.5763084"},{"key":"7","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy- and Performance-Aware Mapping for Regular NoC Architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Transactions on computeraided design of integrated circuits and systems"},{"key":"6","article-title":"TSV redanduncy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc Design Automation and Test Eur Conf and Exhibition (DATE)"},{"year":"0","key":"5"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ASPDAC.2009.4796516"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ICPPW.2007.50"},{"key":"8","article-title":"Contention-aware Application Mapping for Network-on-Chip Communication Architectures","author":"chou","year":"2008","journal-title":"IEEE International Conference on Computer Design (ICCD)"}],"event":{"name":"2012 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2012,7,9]]},"location":"York, United Kingdom","end":{"date-parts":[[2012,7,11]]}},"container-title":["7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6313484\/6322865\/06322897.pdf?arnumber=6322897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,29]],"date-time":"2023-06-29T01:16:15Z","timestamp":1688001375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6322897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2012.6322897","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}