{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:06:19Z","timestamp":1725537979624},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581518","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T17:13:41Z","timestamp":1377710021000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["An efficient on-chip configuration infrastructure for a flexible multi-ASIP turbo decoder architecture"],"prefix":"10.1109","author":[{"given":"Vianney","family":"Lapotre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Hubner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy","family":"Gogniat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Purushotham","family":"Murugappa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amer","family":"Baghdadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Philippe","family":"Diguet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"System Design with SystemC","year":"2002","author":"grotker","key":"13"},{"journal-title":"IEEE Std 802","article-title":"IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless","year":"2006","key":"14"},{"journal-title":"Sonics Inc","year":"0","key":"11"},{"journal-title":"Xilinx Inc","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537660"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.200"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763047"},{"year":"0","key":"10"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1002\/ett.4460080202"},{"key":"5","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1145\/1391469.1391582","article-title":"binary de bruijn on-chip network for a flexible multiprocessor ldpc decoder","author":"moussa","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2010.322"},{"key":"9","article-title":"Avalon bus specification: Reference manual","author":"altera","year":"0","journal-title":"Altera Corporation Webpage"},{"journal-title":"CoreConnect Bus Architecture IBM Microelectronics","year":"0","key":"8"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2013,7,10]]},"location":"Darmstadt, Germany","end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581518.pdf?arnumber=6581518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T16:53:34Z","timestamp":1498064014000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581518","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}