{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:59:51Z","timestamp":1729673991097,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581521","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T21:13:41Z","timestamp":1377724421000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["SoC performance evaluation with ArchC and TLM-2.0"],"prefix":"10.1109","author":[{"given":"Jorg","family":"Walter","sequence":"first","affiliation":[]},{"given":"Jorg","family":"Lenhardt","sequence":"additional","affiliation":[]},{"given":"Wolfram","family":"Schiffmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269223"},{"key":"17","article-title":"The ArchC architecture description language","author":"rigo","year":"2003","journal-title":"Technical Report IC-03-15 Institute of Computing"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-9940-3"},{"key":"15","article-title":"Transaction level modeling of SoC with SystemC 2. 0","author":"pasricha","year":"2002","journal-title":"Synopsys User Group Conference (SNUG)"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/362652.362662"},{"key":"13","article-title":"Processor Description Languages","author":"mishra","year":"2008","journal-title":"Elsevier Inc"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012588"},{"key":"11","first-page":"120","article-title":"Language and development environment for microprocessor design of embedded systems","author":"masar?k","year":"2006","journal-title":"Proceedings of IFAC Workshop on Programmable Devices and Embedded System Faculty of Electrical Engineering and Communication but"},{"key":"12","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1049\/ip-cdt:20045071","article-title":"Architecture description languages for programmable embedded systems","volume":"152","author":"mishra","year":"2005","journal-title":"IEEE Proceedings on Computers and Digital Techniques"},{"journal-title":"The ArchC Language Support & Tools for Automatic Generation of Binary Utilities Version 2 1 User Manual","year":"2011","key":"21"},{"journal-title":"The ArchC Architecture Description Language v2 0 Reference Manual","year":"2007","key":"20"},{"journal-title":"IEEE Standard for Standard SystemC Language Reference Manual","year":"2011","key":"22"},{"key":"23","first-page":"109","article-title":"Architecture description languages for systems-on-chip design","author":"tomiyama","year":"1999","journal-title":"The Sixth Asia Pacific Conference on Chip Design Language"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1996.558311"},{"key":"25","first-page":"465","article-title":"A method for designing digital computers using the programming language MIMOLA","volume":"6","author":"zimmermann","year":"1976","journal-title":"Springer Informatik Fachberichte 154"},{"journal-title":"The nML machine description formalism","year":"1991","author":"freericks","key":"3"},{"key":"2","article-title":"Transaction level modeling in system level design","author":"cai","year":"2003","journal-title":"Technical Report"},{"key":"10","first-page":"85","article-title":"Chess: Retargetable code generation for embedded dsp processors","author":"lanneer","year":"1995","journal-title":"Peter Marwedel and Gert Goossens Editors Code Generation for Embedded Processors"},{"key":"1","article-title":"SystemC TLM-2. 0 virtual platform direct memory interface (DMI) performance impact","author":"andrews","year":"2012","journal-title":"Technical Report Cadence Design Systems Inc"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915097"},{"key":"6","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"key":"5","article-title":"Grant Martin, and Stuart Swan","author":"gro?tker","year":"2002","journal-title":"System Design with SystemC"},{"key":"4","article-title":"ADL synthesis using ArchC in SystemC Day 2010","author":"goto","year":"2010","journal-title":"Accelera Systems Initiative"},{"key":"9","article-title":"A framework for fast hardware-software co-simulation","author":"kogel","year":"2001","journal-title":"Proc of the Design Automation and Test Conference in Europe"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2013,7,10]]},"location":"Darmstadt, Germany","end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581521.pdf?arnumber=6581521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T20:53:34Z","timestamp":1498078414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581521\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581521","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}