{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:27:08Z","timestamp":1725715628368},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581522","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T17:13:41Z","timestamp":1377710021000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Register allocation for high-level synthesis of hardware accelerators targeting FPGAs"],"prefix":"10.1109","author":[{"given":"Gerald","family":"Hempel","sequence":"first","affiliation":[]},{"given":"Jan","family":"Hoyer","sequence":"additional","affiliation":[]},{"given":"Thilo","family":"Pionteck","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Hochberger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2013","journal-title":"User Guide","article-title":"7 series dsp48e1 slice (ug479)","key":"17"},{"key":"15","first-page":"761","article-title":"A resource optimized SoC kit for FPGAs","year":"2007","journal-title":"FPL"},{"key":"16","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1145\/37888.37920","article-title":"real: a program for register allocation","author":"kurdahi","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/988952.989048"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/DSD.2007.4341449"},{"key":"11","article-title":"CS","author":"graphics","year":"2010","journal-title":"Documentation"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/NORCHP.2012.6403107"},{"year":"0","key":"3"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1950413.1950423"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/FPL.2012.6339178"},{"year":"2008","author":"rotem","journal-title":"C to Verilog Automating Circuit Design","key":"10"},{"key":"7","article-title":"Vivado design suite","author":"feist","year":"2012","journal-title":"White Paper"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/2039370.2039381"},{"key":"5","first-page":"285","article-title":"An Execution Model for HW\/SW Compilation and its System-Level Realization","author":"lange","year":"2007","journal-title":"FPL"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/FCCM.2010.28"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/FCCM.2006.28"},{"year":"2005","journal-title":"White Paper","article-title":"An independent evaluation of: High-level synthesis tools for xilinx fpgas","key":"8"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2013,7,10]]},"location":"Darmstadt, Germany","end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581522.pdf?arnumber=6581522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T16:53:34Z","timestamp":1498064014000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581522","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}