{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:05:48Z","timestamp":1729645548826,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581526","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T17:13:41Z","timestamp":1377710021000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic task remapping for power and latency performance improvement in priority-based non-preemptive Networks On Chip"],"prefix":"10.1109","author":[{"given":"James","family":"Harbin","sequence":"first","affiliation":[]},{"given":"Leandro Soares","family":"Indrusiak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763179"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1006"},{"key":"13","article-title":"Network on chip routing algorithms","author":"rantala","year":"2006","journal-title":"Turku Centre for Computer Science Tech Rep 226"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621120"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391664"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"3","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"J Syst Archit"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"journal-title":"On-Chip Communication Architectures System on Chip Interconnect","year":"2008","author":"pasricha","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1587\/elex.5.464"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.26"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"4","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/TVLSI.2005.863753","article-title":"Low-power network-on-chip for highperformance SoC design","volume":"14","author":"lee","year":"2006","journal-title":"IEEE Trans VLSI Syst"},{"key":"9","first-page":"1232","article-title":"User-aware dynamic task allocation in networks-on-chip","year":"2008","journal-title":"Design Automation and Test in Europe 2008 DATE '08"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289857"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2013,7,10]]},"location":"Darmstadt, Germany","end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581526.pdf?arnumber=6581526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T16:53:34Z","timestamp":1498064014000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581526","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}