{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:28:13Z","timestamp":1761676093559,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581529","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T17:13:41Z","timestamp":1377710021000},"page":"1-8","source":"Crossref","is-referenced-by-count":10,"title":["Exploiting FPGA block memories for protected cryptographic implementations"],"prefix":"10.1109","author":[{"given":"Shivam","family":"Bhasin","sequence":"first","affiliation":[]},{"given":"Wei","family":"He","sequence":"additional","affiliation":[]},{"given":"Sylvain","family":"Guilley","sequence":"additional","affiliation":[]},{"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1007\/978-3-642-29011-4_26","article-title":"Statistical tools flavor side-channel collision attacks","volume":"7237","author":"moradi","year":"2012","journal-title":"EUROCRYPT Ser Lecture Notes in Computer Science"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.32"},{"key":"18","article-title":"Orthogonal arrays, theory and applications","author":"hedayat","year":"1999","journal-title":"Ser Springer Series in Statistics New York Springer ISBN 978-0-387-98766-8"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416733"},{"key":"16","first-page":"81","article-title":"Evaluation of the masked logic style mdpl on a prototype chip","volume":"4727","author":"popp","year":"2007","journal-title":"CHES Ser LNCS"},{"key":"13","first-page":"1173","article-title":"RSM: A small and fast countermeasure for aes, secure against first-and secondorder zero-offset scas","author":"nassar","year":"2012","journal-title":"DATE TOPIC A5 Secure Systems"},{"key":"14","first-page":"849","article-title":"BCDL: A high performance balanced DPL with global precharge and without early-evaluation","author":"nassar","year":"2010","journal-title":"DATE IEEE Computer Society"},{"key":"11","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1007\/978-3-540-77535-5_17","article-title":"A generic method for secure sbox implementation","volume":"4867","author":"prouff","year":"2007","journal-title":"WISA Ser Lecture Notes in Computer Science"},{"key":"12","first-page":"56","article-title":"FPGA implementations of the aes masked against power analysis attacks","author":"regazzoni","year":"2011","journal-title":"COSADE"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"20","first-page":"1","article-title":"Towards efficient second-order power analysis","volume":"3156","author":"waddle","year":"2004","journal-title":"CHES Ser LNCS"},{"key":"2","first-page":"33","article-title":"Generic side-channel countermeasures for reconfigurable devices","volume":"6917","author":"gu?neysu","year":"2011","journal-title":"CHES Ser LNCS"},{"key":"1","first-page":"16","article-title":"Correlation power analysis with a leakage model","volume":"3156","author":"brier?","year":"2004","journal-title":"CHES Ser LNCS"},{"key":"10","first-page":"15","article-title":"Towards sound approaches to counteract power-analysis attacks","volume":"1666","author":"chari","year":"1999","journal-title":"CRYPTO'98 ser LNCS"},{"key":"7","volume":"1","author":"altera","year":"0","journal-title":"Stratix II device handbook"},{"journal-title":"Spartan-6 FPGA Block RAM Resources User Guide-UG383 (v1 5)","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724744"},{"key":"4","first-page":"158","article-title":"DES and differential power analysis. The duplication, method","author":"goubin","year":"1999","journal-title":"CHES Ser LNCS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0048-4"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.42"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2013,7,10]]},"location":"Darmstadt, Germany","end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581529.pdf?arnumber=6581529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T16:53:33Z","timestamp":1498064013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581529\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581529","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}