{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:42:15Z","timestamp":1774366935271,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581532","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T21:13:41Z","timestamp":1377724421000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["ACMA: Accuracy-configurable multiplier architecture for error-resilient System-on-Chip"],"prefix":"10.1109","author":[{"given":"Kartikeya","family":"Bhardwaj","sequence":"first","affiliation":[]},{"given":"Pravin S.","family":"Mane","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2010.5713751"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2012.6489023"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484850"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1999.831996"},{"key":"2","first-page":"179","article-title":"A comparative study of subword parallel adders for multimedia applications","author":"sheng","year":"2009","journal-title":"ASIC 2009 ASICON '09 IEEE 8th International Conference on"},{"key":"1","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"7","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.75"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"4","first-page":"187","author":"chakrapani","year":"2008","journal-title":"Highly Energy and Performance Efficient Embedded Computing Through Approximately Correct Arithmetic A Mathematical Foundation and Preliminary Experimental Validation"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"8","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","location":"Darmstadt, Germany","start":{"date-parts":[[2013,7,10]]},"end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581532.pdf?arnumber=6581532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T20:53:32Z","timestamp":1498078412000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581532","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}