{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:16:28Z","timestamp":1725506188235},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581534","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T17:13:41Z","timestamp":1377710021000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["An FPGA design and implementation framework combined with commercial VLSI CADs"],"prefix":"10.1109","author":[{"given":"Qian","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Motoki","family":"Amagasaki","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263022"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.303"},{"journal-title":"SoC FPGAs Integration to Reduce Power Cost and Board Size","year":"2012","key":"3"},{"year":"2012","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046220"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751458"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2009","author":"mishchenko","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"journal-title":"EFPGA Core IP The Embedded Field Programmable Gate Array IP","year":"2012","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950441"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2013,7,10]]},"location":"Darmstadt, Germany","end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581534.pdf?arnumber=6581534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:24:39Z","timestamp":1490225079000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581534\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581534","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}