{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:34:32Z","timestamp":1725777272214},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581536","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T21:13:41Z","timestamp":1377724421000},"page":"1-8","source":"Crossref","is-referenced-by-count":6,"title":["The HeartBeat model: A platform abstraction enabling fast prototyping of real-time applications on NoC-based MPSoC on FPGA"],"prefix":"10.1109","author":[{"given":"Francesco","family":"Robino","sequence":"first","affiliation":[]},{"given":"Johnny","family":"Oberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/ICCAD.1996.569613"},{"key":"17","first-page":"117","article-title":"Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip","author":"kumar","year":"2007","journal-title":"Proceedings of the Design Automation & Test in Europe Conference DATE"},{"key":"18","first-page":"105","article-title":"A network on chip architecture and design methodology","author":"kumar","year":"2002","journal-title":"VLSI 2002 Proceedings IEEE Computer Society Annual Symposium on"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/JPROC.2002.805821"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/FPL.2007.4380631"},{"key":"13","first-page":"47","article-title":"An automated flow to map throughput constrained applications to a MPSoC","author":"jordans","year":"2011","journal-title":"Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/PDP.2008.24"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ACSD.2006.14"},{"year":"2003","author":"jantsch","journal-title":"Modeling Embedded Systems and SoC's Concurrency and Time in Models of Computation (Systems on Silicon)","key":"12"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1145\/378239.379015"},{"key":"20","first-page":"58","article-title":"An automated design flow for NoC-based MPSoCs on FPGA in Rapid System Prototyping, 2008. RSP '08","author":"lukovic","year":"2008","journal-title":"The 19th IEEE\/IFIP International Symposium on"},{"key":"22","first-page":"1","author":"painda mand","year":"2012","journal-title":"Johnny Artificial Neural Network Emulation On Noc Based Multi-Core Fpga In Norchip platform"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/DATE.2004.1269001"},{"key":"24","article-title":"Mapping kpn models of streaming applications on a network-on-chip platform","author":"nejad","year":"2009","journal-title":"Proceedings of the Workshop on Signal Processing Integrated Systems and Circuits (ProRISC'2009)"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/DSD.2011.110"},{"key":"26","first-page":"41","author":"berg","year":"2011","journal-title":"A NoC System Generator for the Sea-of-cores Era in Proceedings of the 8th FPGAWorld Conference FPGAWorld '11"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/TCAD.2003.819898"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/FPL.2007.4380675"},{"key":"29","article-title":"Correct and efficient implementations of synchronous models on asynchronous execution platforms","author":"tripakis","year":"2009","journal-title":"Workshop on Exploiting Concurrency Efficiently and Correctly"},{"year":"2003","author":"dally","journal-title":"Principles and Practices of Interconnection Networks","key":"3"},{"key":"2","first-page":"357","article-title":"Open-Scale: A scalable, open-source NOC-based MPSoC for design space exploration. in Reconfigurable Computing and FPGAs (ReConFig)","author":"busseuil","year":"2011","journal-title":"2011 International Conference on"},{"year":"2011","key":"10"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/5.97297"},{"year":"0","key":"30"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1016\/j.micpro.2010.08.008"},{"key":"6","article-title":"Virtual execution platforms for mixed-timecriticality applications : The CompSoC architecture and design flow","author":"et al goossens","year":"2012","journal-title":"Proceedings of the 5th Workshop on Compositional Theory and Technology for Real-Time Embedded Systems"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/DATE.2005.11"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1109\/ReCoSoC.2012.6322891"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/MDT.1999.808239"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1002\/nadc.19920400425"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1455229.1455231"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2013,7,10]]},"location":"Darmstadt, Germany","end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581536.pdf?arnumber=6581536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T03:28:44Z","timestamp":1490239724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581536\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581536","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}