{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:50:57Z","timestamp":1730292657908,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/recosoc.2013.6581544","type":"proceedings-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T17:13:41Z","timestamp":1377710021000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Bitfile preservation - Generation of reusable out of context modules"],"prefix":"10.1109","author":[{"given":"Christian","family":"Stullein","sequence":"first","affiliation":[]},{"given":"Norbert","family":"Abel","sequence":"additional","affiliation":[]},{"given":"Udo","family":"Kebschull","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"journal-title":"FPL2011 conference RapidSmith Di-It-Yourself CAD Tools for Xilinx FPGAs","year":"2011","author":"lavin","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"journal-title":"User Guide UG360 Virtex-6 FPGA Configuration (V 3 4","year":"2011","key":"13"},{"journal-title":"User Guide UG905 Hierarchical Design Design Reuse (2012 3","year":"0","key":"14"},{"journal-title":"White Paper WP362 Repeatable Results with Design Preservation (V 1 0","year":"2010","key":"11"},{"journal-title":"White Paper WP388 Increased Productivity Using Team Design (V 1 0","year":"2011","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.322008"},{"journal-title":"User Guide UG748 Hierarchical Design Methodology Guide (v 12 3","year":"2010","key":"2"},{"journal-title":"DATE09 Conference DPR in CBM An Application for High Energy Physics","year":"2009","author":"abel","key":"1"},{"journal-title":"Handbook Quartus II Incremental Compilation for Hierarchical and Team-Based Design (V 11 1","year":"2011","author":"altera","key":"10"},{"journal-title":"OpenPR An Open-Source Partial Reconfiguration Tool-Kit for Xilinx FPGAs","year":"2010","author":"asgar sohanghpurwala","key":"7"},{"key":"6","article-title":"Design automation conference (dac)","author":"horta","year":"2002","journal-title":"Dynamic hardware plugins in an fpga with partial run-time reconfiguration"},{"key":"5","article-title":"VLSIS","volume":"47","author":"majer","year":"2007","journal-title":"The Erlangen Slot Machine A Dynamically Reconfigurable FPGAbased Computer"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"journal-title":"FCCM2012 GOAHEAD A Partial Reconfiguration Framework","year":"2012","author":"beckhoff","key":"9"},{"journal-title":"FPL2008 ReCoBus-Builder A Novel Tool and Technique to Build Statically and Dynamically Reconfigurable Systems for FPGAs","year":"2008","author":"koch","key":"8"}],"event":{"name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2013,7,10]]},"location":"Darmstadt, Germany","end":{"date-parts":[[2013,7,12]]}},"container-title":["2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6575424\/6581516\/06581544.pdf?arnumber=6581544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:28:59Z","timestamp":1490225339000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2013.6581544","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}