{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:33:35Z","timestamp":1725662015858},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/recosoc.2014.6861335","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T21:16:18Z","timestamp":1406668578000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["LatEst: Latency estimation and high speed evaluation for wormhole switched Networks-on-Chip"],"prefix":"10.1109","author":[{"given":"Kris","family":"Heid","sequence":"first","affiliation":[]},{"given":"Haoyuan","family":"Ying","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Hochberger","sequence":"additional","affiliation":[]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacets general executiondriven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"11","article-title":"Gsnoc-The comprehensive design platform for 3-dimensional networks-on-chip based many core embedded systems","author":"ying","year":"2013","journal-title":"Proc High Performance Computing and Simulation Conference (HPCS)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"journal-title":"Microarchitecture and Implementation of Networks-on-Chip with a Flexible Concept for Communication Media Sharing","year":"2010","author":"samman","key":"3"},{"key":"2","article-title":"A genetic algorithm based optimization method for low vertical link density 3-dimensional networks-on-chip many core systems","author":"ying","year":"2012","journal-title":"Proc IEEE NORCHIP"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457072"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39999-2_19"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999969"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999972"},{"key":"9","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"8","article-title":"An analytical latency model for networks-on-chip","author":"kiasari","year":"2011","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"event":{"name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2014,5,26]]},"location":"Montpellier, France","end":{"date-parts":[[2014,5,28]]}},"container-title":["2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6851790\/6860682\/06861335.pdf?arnumber=6861335","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T16:06:55Z","timestamp":1689437215000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6861335\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2014.6861335","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}