{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:34:27Z","timestamp":1729654467006,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/recosoc.2014.6861355","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T17:16:18Z","timestamp":1406654178000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["A coding-based configurable and asymmetrical redundancy scheme for 3-D interconnects"],"prefix":"10.1109","author":[{"given":"Christof","family":"Osewold","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Buter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Garcia-Ortiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/SIECPC.2011.5876688"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2065990"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1006"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977342"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6475-5"},{"key":"16","first-page":"417","volume":"384","author":"laisne","year":"2013","journal-title":"Systems and methods utilizing redundancy in semiconductor chip interconnects"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1109\/MDT.2009.105","article-title":"Design of 3D DRAM and its application in 3D integrated multi-core computing systems","author":"sun","year":"2009","journal-title":"IEEE Design &Test"},{"key":"14","first-page":"597","volume":"32","author":"weis","year":"2013","journal-title":"Exploration and Optimization of 3-D Integrated DRAM Subsystems"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"12","article-title":"T hree-dimensional integrated circuit design, ser morgan kaufmann series in systems on silicon","author":"pavlidis","year":"2010","journal-title":"Elsevier Science"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2198475"},{"key":"3","first-page":"96","volume":"27","author":"owensv","year":"2007","journal-title":"Research Challenges for On-Chip Interconnection Networks"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"2","article-title":"System on Chip Interconnect, ser Systems on Silicon Elsevier Science","author":"pasricha","year":"2010","journal-title":"On-Chip Communication Architectures"},{"journal-title":"Network on Chips San Francisco","year":"2002","author":"micheli","key":"1"},{"key":"10","first-page":"711","volume":"20","author":"ang-chih hsieh","year":"2012","journal-title":"Tsv Redundancy Architecture and Design Issues in 3-D IC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346786"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS) Tech Rep","article-title":"Technology working group reports-interconnect","year":"2007","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796516"}],"event":{"name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2014,5,26]]},"location":"Montpellier, France","end":{"date-parts":[[2014,5,28]]}},"container-title":["2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6851790\/6860682\/06861355.pdf?arnumber=6861355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:32:31Z","timestamp":1498138351000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6861355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2014.6861355","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}