{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:53:10Z","timestamp":1729662790271,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/recosoc.2014.6861367","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T17:16:18Z","timestamp":1406654178000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Reconciling performance and predictability on a many-core through off-line mapping"],"prefix":"10.1109","author":[{"given":"Thomas","family":"Carle","sequence":"first","affiliation":[]},{"given":"Manel","family":"Djemal","sequence":"additional","affiliation":[]},{"given":"Daniela","family":"Genius","sequence":"additional","affiliation":[]},{"given":"Francois","family":"Pecheux","sequence":"additional","affiliation":[]},{"given":"Dumitru","family":"Potop Butucaru","sequence":"additional","affiliation":[]},{"given":"Robert","family":"de Simone","sequence":"additional","affiliation":[]},{"given":"Franck","family":"Wajsburt","sequence":"additional","affiliation":[]},{"given":"Zhen","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9108-3"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.10"},{"key":"17","article-title":"Virtual execution platforms for mixed-time-criticality applications : The CompSoC architecture and design flow","author":"goossens","year":"2012","journal-title":"Proceedings CRTS"},{"key":"36","article-title":"Embedded systems: Many cores-many problems (invited paper)","author":"wilhelm","year":"2012","journal-title":"Proc of SIES"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2_27"},{"key":"33","article-title":"Integrated worst-case execution time estimation of multicore applications","author":"puaut","year":"2013","journal-title":"Proc WCET"},{"year":"2011","key":"15"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346219"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/780753.780754"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-3590-6"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006733","article-title":"Evaluation of the RAW microprocessor: An exposed-wire-delay architecture for ilp and streams","volume":"32","author":"taylor","year":"2004","journal-title":"SIGARCH Comput Archit News"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1016\/j.robot.2004.10.002"},{"key":"11","article-title":"Throughput Optimization by Software Pipelining of Conditional Reservation tables","author":"carle","year":"0","journal-title":"INRIA"},{"key":"38","article-title":"Parallel FFT algorithms on network-on-chips","author":"bahn","year":"2008","journal-title":"Proc ITNG"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.126"},{"journal-title":"Network on Chip with Quality of Service","year":"2011","author":"harrand","key":"20"},{"journal-title":"Mode?le de Programmation Pour Applications Paralle?les Multitaches et Outil de Dploiement sur Architecture Multicore A Memoire Partagee","year":"2011","author":"pouillon","key":"43"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706266"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2230-3"},{"journal-title":"Advanced Video Coding Information Technology Coding of Audio-visual Objects","year":"2010","key":"40"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/2392987.2392995"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176555"},{"key":"24","article-title":"A framework to schedule parametric dataflow applications on many-core platforms","author":"bebelis","year":"2013","journal-title":"Proc of CPC"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.04.001"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488944"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2013.05.330"},{"journal-title":"VCI Virtual Component Interface Standard (OCB 2 2 0)","year":"0","key":"29"},{"key":"3","article-title":"Intel halts development of 2 new microprocessors","author":"flynn","year":"2004","journal-title":"New York Times"},{"key":"2","article-title":"New microarchitecture challenges in the coming generations of CMOS process technologies","volume":"32","author":"pollack","year":"1999","journal-title":"Proc MICRO"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2003.1210097"},{"journal-title":"Moore Law","year":"1965","author":"moore","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"7","article-title":"Programmable routers for efficient mapping of applications onto NoC-based MPSoCs","author":"djemal","year":"2012","journal-title":"Proc DASIP"},{"journal-title":"The MPPA256 Many-core Architecture","year":"2012","key":"6"},{"journal-title":"Reliable and Variation-tolerant Interconnection Network for Low Power Mpsocs","year":"2012","author":"kakoee","key":"32"},{"journal-title":"The Epiphany Many-core Architecture","year":"2012","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1504\/IJCAT.2011.045406"},{"journal-title":"The TilePro64 Many-core Architecture","year":"2008","key":"4"},{"key":"9","article-title":"Static scheduling of pipelined periodic tasks in distributed real-time systems","author":"fohler","year":"1995","journal-title":"Proc EUROMICRO"},{"key":"8","article-title":"Off-line mapping of real-time applications onto massively parallel processor arrays","author":"carle","year":"2013","journal-title":"INRIA"}],"event":{"name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2014,5,26]]},"location":"Montpellier, France","end":{"date-parts":[[2014,5,28]]}},"container-title":["2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6851790\/6860682\/06861367.pdf?arnumber=6861367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:32:30Z","timestamp":1498138350000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6861367\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2014.6861367","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}