{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:37:40Z","timestamp":1725507460733},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/recosoc.2015.7238088","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:43:53Z","timestamp":1441316633000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["A flexible co-processing approach for SoC-FPGAs based on dynamic partial reconfiguration and bitstream relocation methods"],"prefix":"10.1109","author":[{"given":"Timm","family":"Friedrich","sequence":"first","affiliation":[]},{"given":"Kurt Franz","family":"Ackermann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx Inc","article-title":"Ug702-partial reconfiguration user guide (v14.1)","year":"2012","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2008.4577676"},{"journal-title":"Xilinx Inc","article-title":"Zyng-7000 all programmable soc overview (v1.7)","year":"2014","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2013.6581544"},{"journal-title":"Xilinx Inc","article-title":"Ug470 &#x2013; 7 series fpgas configuration user guide(v1.4)","year":"2012","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.100"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/DDECS.2013.6549812","article-title":"Relocation of reconfigurable modules on xilinx fpga","author":"drahonovsky","year":"2013","journal-title":"Design and Diagnostics of Electronic Circuits Systems (DDECS) 2013 IEEE 16th International Symposium on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861353"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.07.004"},{"key":"ref1","first-page":"28","article-title":"Real-time lut-based network topologies for dynamic and partial fpga self-reconfiguration","author":"huebner","year":"2004","journal-title":"Integrated Circuits and Systems Design 2004 SBCCI 2004 17th Symposium on"}],"event":{"name":"2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2015,6,29]]},"location":"Bremen, Germany","end":{"date-parts":[[2015,7,1]]}},"container-title":["2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7190940\/7231035\/07238088.pdf?arnumber=7238088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:54:20Z","timestamp":1498244060000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7238088\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2015.7238088","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}