{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:42:19Z","timestamp":1730292139876,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/recosoc.2015.7238099","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:43:53Z","timestamp":1441316633000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Reconfigurable Vector Extensions inside the DRAM"],"prefix":"10.1109","author":[{"given":"Marco A. Z.","family":"Alves","sequence":"first","affiliation":[]},{"given":"Paulo C.","family":"Santos","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Diener","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"71","article-title":"A new perspective on processing-in-memory architecture design","author":"zhang","year":"2013","journal-title":"Workshop on Memory Systems Performance and Correctness"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref12","article-title":"Evaluation of existing architectures in iram systems","author":"bowman","year":"1997","journal-title":"Proc Workshop Mixing Logic and DRAM"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref14","article-title":"A 0.18 ?m implementation of a floating-point unit for a processing-in-memory system","author":"kwon","year":"2004","journal-title":"Int Symposium on Circuits and Systems"},{"key":"ref15","article-title":"A near-memory processor for vector, streaming and bit manipulation workloads","volume":"2","author":"wei","year":"2005","journal-title":"Dept of Computer Science University of Illinois at Urbana-Champaign Technical Report"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"ref17","article-title":"Drama: An architecture for accelerated processing near memory","author":"farmahini-farahani","year":"2014","journal-title":"Computer Architecture Letters"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.54"},{"key":"ref4","article-title":"Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture","author":"kim","year":"2006","journal-title":"Int Symp on Low Power Electronics and Design"},{"article-title":"Saving memory movements through vector processing in the dram","year":"0","author":"alves","key":"ref3"},{"journal-title":"Intel","article-title":"Intel Xeon Phi Coprocessor Instruction Set Architecture Reference Manual","year":"2012","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762410"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.166"},{"article-title":"Increasing energy efficiency of processor caches via line usage predictors","year":"2014","author":"alves","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"journal-title":"Intel","article-title":"Intel Atom Processor E3800 Product Family","year":"2015","key":"ref9"}],"event":{"name":"2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2015,6,29]]},"location":"Bremen, Germany","end":{"date-parts":[[2015,7,1]]}},"container-title":["2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7190940\/7231035\/07238099.pdf?arnumber=7238099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:04:32Z","timestamp":1490418272000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7238099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2015.7238099","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}